Architecture Emulation and Simulation of Future Many-Core Epiphany RISC Array Processors

Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 10861)

Abstract

The Adapteva Epiphany many-core architecture comprises a scalable 2D mesh Network-on-Chip (NoC) of low-power RISC cores with minimal uncore functionality. The Epiphany architecture has demonstrated significantly higher power-efficiency compared with other more conventional general-purpose floating-point processors. The original 32-bit architecture has been updated to create a 1,024-core 64-bit processor recently fabricated using a 16 nm process. We present here our recent work in developing an emulation and simulation capability for future many-core processors based on the Epiphany architecture. We have developed an Epiphany SoC device emulator that can be installed as a virtual device on an ordinary x86 platform and utilized with the existing software stack used to support physical devices, thus creating a seamless software development environment capable of targeting new processor designs just as they would be interfaced on a real platform. These virtual Epiphany devices can be used for research in the area of many-core RISC array processors in general.

Keywords

RISC Network-on-Chip Emulation Simulation Epiphany 

Notes

Acknowledgements

This work was supported by the U.S. Army Research Laboratory. The authors thank David Austin Richie for contributions to this work.

References

  1. 1.
  2. 2.
  3. 3.
  4. 4.
    Adapteva introduction. http://www.adapteva.com/introduction/. Accessed 08 Jan 2015
  5. 5.
    Olofsson, A., Nordström, T., Ul-Abdin, Z.: Kickstarting high-performance energy-efficient manycore architectures with Epiphany. ArXiv Preprint arXiv:14125538 (2014)
  6. 6.
    Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.-C., Brown III, J.F., Agarwal, A.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15–31 (2007)CrossRefGoogle Scholar
  7. 7.
    Taylor, M.B., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, W., Saraf, A., Shnidman, N., Strumpen, V., Amarasinghe, S., Agarwal, A.: A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network. In: 2003 IEEE International Solid-State Circuits Conference (ISSCC), pp. 170–171 (2003)Google Scholar
  8. 8.
    E16G301 Epiphany 16-core microprocessor. Adapteva Inc., Lexington, MA, Datasheet Rev. 14 March 2011Google Scholar
  9. 9.
    Parallella-1.x reference manual. Adapteva, Boston Design Solutions, Ant Micro, Rev. 14 September 2009Google Scholar
  10. 10.
    Epiphany-V: A 1024-core processor 64-bit System-On-Chip. http://www.parallella.org/docs/e5_1024core_soc.pdf. Accessed 10 Feb 2017
  11. 11.
    Richie, D., Ross, J., Park, S., Shires, D.: Threaded MPI programming model for the epiphany RISC array processor. J. Comput. Sci. 9, 94–100 (2015)CrossRefGoogle Scholar
  12. 12.
    Ross, J., Richie, D.: Implementing OpenSHMEM for the adapteva epiphany RISC array processor. In: International Conference on Computational Science, ICCS 2016, San Diego, California, USA, 6–8 June 2016Google Scholar
  13. 13.
    Ross, J., Richie, D.: An OpenSHMEM implementation for the adapteva epiphany coprocessor. In: Gorentla Venkata, M., Imam, N., Pophale, S., Mintz, T.M. (eds.) OpenSHMEM 2016. LNCS, vol. 10007, pp. 146–159. Springer, Cham (2016).  https://doi.org/10.1007/978-3-319-50995-2_10CrossRefGoogle Scholar
  14. 14.
    Richie, D.A., Ross, J.A.: OpenCL + OpenSHMEM hybrid programming model for the adapteva epiphany architecture. In: Gorentla Venkata, M., Imam, N., Pophale, S., Mintz, T.M. (eds.) OpenSHMEM 2016. LNCS, vol. 10007, pp. 181–192. Springer, Cham (2016).  https://doi.org/10.1007/978-3-319-50995-2_12CrossRefGoogle Scholar
  15. 15.
    Richie, D., Ross, J.: Advances in run-time performance and interoperability for the adapteva epiphany coprocessor. Proc. Comput. Sci. 80 (2016).  https://doi.org/10.1016/j.procs.2016.05.47CrossRefGoogle Scholar

Copyright information

© This is a U.S. government work and its text is not subject to copyright protection in the United States; however, its text may be subject to foreign copyright protection 2018

Authors and Affiliations

  1. 1.Brown Deer TechnologyForest HillUSA
  2. 2.U.S. Army Research LaboratoryAberdeen Proving GroundUSA

Personalised recommendations