Abstract
The most common operation of an IoT sensor is that of short activity bursts separated by long time intervals in sleep or listen modes. During the data bursts, sensed information has to be reliably communicated in real time without draining the energy resources of the sensor node. One way to save such resources is to efficiently code the data burst, use single-channel communication, and adopt ultra-low-power communication circuit techniques. Clock–data recovery (CDR) circuits are typically significant consumers of energy on traditional single-channel communication protocols. In this chapter, a novel single-channel protocol is presented that does not require any CDR circuitry. The protocol is based on the novel concept of a pulsed index where data are encoded to minimize the number of ON bits, move them to the LSB end of the packet, and transmit the ON bit indices in the form of a pulse stream. The pulse count is equal to the index of the ON bit. This protocol is called Pulsed-Index Communication (PIC). Beside the elimination of CDR, the implementation of PIC is very area-efficient, low-power, and highly tolerant of clocking differences between transmitter and receiver. Both an FPGA and an ASIC implementation of the protocol are presented and used to illustrate the performance, reliability, and power consumption features of PIC signaling. In particular, the chapter shows that for an ASIC implementation on 65 nm technology, PIC can reduce area by more than 80% and power by more than 70% in comparison with a CDR-based serial bit transfer protocol.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsNotes
- 1.
The process to find a suitable inter-symbol delay coefficient value is presented in the next subsection.
References
S. Muzaffar, J. Yoo, A. Shabra, I.M. Elfadel, A pulsed-index technique for single-channel, low-power, dynamic signaling, in Design, Automation and Test in Europe Conference and Exhibition (DATE’15) (2015), pp. 1485–1490
S. Muzaffar, I.M. Elfadel, Timing and robustness analysis of pulsed-index protocols for single-channel IOT communications, in IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2015), pp. 225–230
S. Muzaffar, I.M. Elfadel, Power management of pulsed-index communication protocols, in IEEE International Conference on Computer Design (ICCD) (2015), pp. 375–378
S. Muzaffar, N. Saeed, I.M. Elfadel, Automatic protocol configuration in single-channel low-power dynamic signaling for IOT devices, in IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2016)
ETSI, UICC - Contactless Front-end (CLF) Interface, Technical Specification, Version 7.3.0 (2008–09)
K.V.K.K. Prasad, Principles of Digital Communication System and Computer Network (Dreamtech Press, New Delhi, 2003)
S.-J. Song, N. Cho, H.-J. Yoo, A 0.2-mw 2-mb/s digital transceiver based on wideband signaling for human body communications. J. Solid State Circuits 42(9), 2021–2033 (2007)
T. Mehrabi, K. Raahemifar, V. Geurkov, Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links, in International Symposium on Integrated Circuits (ISIC) (2014), pp. 580–583
S. Jun-Ren, L. Te-Wen, H. Chung-Chih, Delay-line based fast-locking all-digital pulsewidth control circuit with programmable duty cycle, in IEEE Asian Solid State Circuits Conference (A-SSCC) (2012), pp. 305–308
MAXIM, OneWireViewer User’s Guide, Version 1.4. AN3358 (2009)
MAXIM, Reading and Writing 1-Wire Devices Through Serial Interfaces. AN74 (2009)
MAXIM, Overview of 1-Wire Technology and Its Use. AN1796 (2008)
S. Wang, K.W.E. Cheng, K. Ding, Design of the temperature and humidity instrument based on 1-wire sensor for electric vehicle motors, in International Conference on Power Electronics Systems and Applications (2009), pp. 1–5
B. Huang, J. Lei, Y. Bo, The reading data error analysis of 1-wire bus digital temperature sensor DS18B20, in International Conference on Modelling, Identification and Control (2012), pp. 433–436
H. Xue, Research and development of a intelligent temperature-measuring system based on 1-wire bus, in International Conference on Intelligent Computation Technology and Automation, vol. 2 (2008), pp. 30–33
J. Dudak, G. Gaspar, G. Michalconok, Extension of 1-wire measuring system SenSys, in International Symposium on MECHATRONIKA (2012), pp. 1–4
ShouHuan Jun, Liang Xi, Application of one-wire bus on dynamic testing system of refrigeration devices, in International Conference on Computer Science and Information Processing, (2012), pp. 1114–1116
E. Diaconescu, C. Spirleanu, An identifying and authorizing application using 1-wire technology, in International Symposium for Design and Technology in Electronic Packaging (2010), pp. 243–248
C.A. dos Reis Filho, E.P. da Silva, E. de L. Azevedo, J.A.p. Seminario, L. Dibb, Monolithic data circuit-terminating unit (DCU) for a one-wire vehicle network, in Solid-State Circuits Conference (1998), pp. 228–231
C. Jia, D. Wu, I. Hawkins, A. Forsyth, One-wire communication system for cryogenic converter control, in International Conference on Power Electronics, Machines and Drives (2012), pp. 1–5
M. Loh, A. Emami-Neyestanak, All-digital CDR for high-density, high-speed I/O, in IEEE Symposium on VLSI Circuits (VLSIC) (2010), pp. 147–148
M. Loh, A. Emami-Neyestanak, A 3x9 Gb/s shared, all-digital CDR for high-speed, high-density I/O. IEEE J. Solid-State Circuits (JSSC) 47(3), 641–651 (2012)
Q. Du, J. Zhuang, T. Kwasniewski, A 2.5 Gb/s, low power clock and data recovery circuit, in Canadian Conference on Electrical and Computer Engineering (2007), pp. 526–529
Y. Urano, W-J. Yun, T. Kuroda, H. Ishikuro, A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL, in International Symposium on Circuits and Systems (ISCAS) (2013), pp 1576–1579
L.-K. Soh, W.-T. Wong, A 2.5-12.5Gbps interpolator-based clock and data recovery circuit for FPGA, in Asia Symposium on Quality Electronic Design (ASQED) (2012), pp. 373–376
K.-B. Shin, K.-H. Seong, D.-H. Yeo, B. Kim, J.-Y. Sim, H.J. Park, Verilog synthesis of usb 2.0 full-speed device phy ip, in International SoC Design Conference(ISOCC) (2013), pp. 162–165
W.L. Couch, Baseband pulse and digital signaling, in Digital and Analog Communication Systems, 8th edn. (Prentice Hall, New Jersey, 2012), p. 784
Acknowledgements
This work has been supported by the Semiconductor Research Corporation (SRC) under the Abu Dhabi SRC Center of Excellence on Energy-Efficient Electronic Systems (\(ACE^{4}S\)), Contract 2013 HJ2440, with funding from the Mubadala Development Company, Abu Dhabi, UAE.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Muzaffar, S., Elfadel, I.(.M. (2019). Low-Power, Dynamic-Data-Rate Protocol for IoT Communication. In: Elfadel, I., Ismail, M. (eds) The IoT Physical Layer. Springer, Cham. https://doi.org/10.1007/978-3-319-93100-5_12
Download citation
DOI: https://doi.org/10.1007/978-3-319-93100-5_12
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-93099-2
Online ISBN: 978-3-319-93100-5
eBook Packages: EngineeringEngineering (R0)