The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core Family for IoT End-Nodes

  • Abdallah Cheikh
  • Gianmarco Cerutti
  • Antonio Mastrandrea
  • Francesco Menichelli
  • Mauro OlivieriEmail author
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 512)


Internet-of-Things end-nodes demand low power processing platforms characterized by heterogeneous dedicated units, controlled by a processor core running multiple control threads. Such architecture scheme fits one of the main target application domain of the RISC-V instruction set. We present an open-source processing core compliant with RISC-V on the software side and with the popular Pulpino processor platform on the hardware side, while supporting interleaved multi-threading for IoT applications. The latter feature is a novel contribution in this application domain. We report details about the microarchitecture design along with performance data.


Microprocessors RISC-V FPGA IoT Multi-threading 


  1. 1.
    Malavenda, C.S., Menichelli, F., Olivieri, M.: Delay-tolerant, low-power protocols for large security-critical wireless sensor networks. J. Comput. Netw. Commun. (2012)Google Scholar
  2. 2.
    Malavenda, C.S., Menichelli, F., Olivieri, M.: A regulation-based security evaluation method for data link in wireless sensor network. J. Comput. Netw. Commun. (2014)Google Scholar
  3. 3.
    Malavenda, C.S., Menichelli, F., Olivieri, M.: Wireless and Ad Hoc sensor networks: An industrial example using delay tolerant, low power protocols for security-critical applications. Lect. Notes Electr. Eng. 289, 153–162 (2014)CrossRefGoogle Scholar
  4. 4.
    Menichelli, F., Olivieri, M.: Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips. IEEE Trans. Very Large Scale Integr. VLSI Syst. 17(2), 161–171 (2009)CrossRefGoogle Scholar
  5. 5.
    Rossi, D., et al.: PULP: a parallel ultra low power platform for next generation IoT applications. In: 2015 IEEE Hot Chips 27 Symposium (HCS). Cupertino, CA (2015)Google Scholar
  6. 6.
    Kanter, D.: RISC-V offers simple, modular ISA. The Linley Group MICROPROCESSOR Report (March 2016)Google Scholar
  7. 7.
    Traber, A., Zaruba, F. Stucki, S., Pullini, A., Haugou, G., Flamand, E., Gürkaynak, F.K., Benini, L.: PULPino: a small single-core RISC-V SoC. In: 3rd RISC-V Workshop (2016). Pdf
  8. 8.
    Waterman, A., Asanovic, K. (ed.): The RISC-V Instruction Set Manual. User-Level ISA-Document Version 2.2, vol. I, May 2017.
  9. 9.
    Waterman, A., Asanovic, K., (ed.): The RISC-V Instruction Set Manual. Privileged ISA-Document Version 1.10, vol. II, May 2017.
  10. 10.
    Olivieri, M., Cheikh, A., Cerutti, G., Mastrandrea, A., Menichelli, F.: Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores. In: Submitted to New Generation of Circuits and Systems Conference (NGCAS), IEEE. Genoa, Italy, Sept 2017Google Scholar
  11. 11.
    Olivieri, M., Menichelli, F., Mastrandrea, A.: Optimal pipeline stage balancing in the presence of large isolated interconnect delay. Electron. Lett. 53(4), 229–231 (2017)Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Abdallah Cheikh
    • 1
  • Gianmarco Cerutti
    • 1
  • Antonio Mastrandrea
    • 1
  • Francesco Menichelli
    • 1
  • Mauro Olivieri
    • 1
    Email author
  1. 1.DIET, Sapienza University of RomeRomaItaly

Personalised recommendations