Abstract
The Modular Microserver Datacentre (M2DC) project targets the development of a new class of energy-efficient TCO-optimized appliances with built-in efficiency and dependability enhancements. The appliances will be easy to integrate with a broad ecosystem of management software and fully software defined to enable optimization for a variety of future demanding applications in a cost-effective way. The highly flexible M2DC server platform will enable customization and smooth adaptation to various types of applications, while advanced management strategies and system efficiency enhancements (SEE) will be used to improve energy efficiency, performance, security, and reliability. Data center capable abstraction of the underlying heterogeneity of the server is provided by an OpenStack-based middleware. In this chapter, we focus in particular on the architecture of the server platform including a dedicated high-speed, low latency communication infrastructure, give a short introduction into the software stack including thermal management strategies, and provide an overview of the targeted applications.
Keywords
- Microservices
- System Efficiency Enhancements (SEEs)
- Improving Energy efficiencyEnergy Efficiency
- Dynamic Voltage And Frequency Scaling (DVFS)
- Multiprocessor System-on-chip (MPSOCs)
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Agosta G, Barenghi A, Federico AD, Pelosi G (2015) Opencl performance portability for general-purpose computation on graphics processor units: an exploration on cryptographic primitives. Concur Comput Prac Exp 27(14):3633–3660. https://doi.org/10.1002/cpe.3358
Agosta G, Barenghi A, Pelosi G (2012) Exploiting bit-level parallelism in GPGPUs: a case study on KeeLoq exhaustive search attacks. In: Mühl G, Richling J, Herkersdorf A (eds) ARCS 2012 workshops, 28 Feb–2 Mar 2012. München, Germany, LNI, GI, vol 200, pp 385–396
Agosta G, Barenghi A, Santis FD, Pelosi G (2010) Record setting software implementation of DES using CUDA. In: Latifi S (ed) Seventh international conference on information technology: new generations, ITNG 2010. Las Vegas, Nevada, USA, 12–14 Apr 2010, pp 748–755. IEEE Computer Society. https://doi.org/10.1109/ITNG.2010.43
Amunts K, Lindner A, Zilles K (2014) The human brain project: neuroscience perspectives and German contributions. e-Neuroforum 5(2):43–50
Augonnet C, Thibault S, Namyst R, Wacrenier PA (2011) StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures. Concurr. Comput. : Pract. Exper. 23(2):187–198. https://doi.org/10.1002/cpe.1631
vor dem Berge M, Christmann W, Volk E, Wesner S, Oleksiak A, Piontek T, Costa GD, Pierson JM (2012) CoolEmAll—models and tools for optimization of data center energy-efficiency. In: Sustainable internet and ICT for sustainability (SustainIT), 2012, pp 1–5
Ciznicki M, Kopta P, Kulczewski M, Kurowski K, Gepner P (2013) Elliptic solver performance evaluation on modern hardware architectures. In: Parallel processing and applied mathematics, pp 155–165. Springer
Ciznicki M, Kulczewski M, Kopta P, Kurowski K (2016) Scaling the GCR solver using a high-level stencil framework on multi-and many-core architectures. In: Parallel processing and applied mathematics, pp 594–606. Springer
Durand Y, Carpenter PM, Adami S, Bilas A, Dutoit D, Farcy A, Gaydadjiev G, Goodacre J, Katevenis M, Marazakis M, Matus E, Mavroidis I, Thomson J (2014) EUROSERVER: energy efficient node for european micro-servers. In: 2014 17th Euromicro conference on digital system design (DSD), pp 206–213. https://doi.org/10.1109/DSD.2014.15
Eicker N (2015) Taming heterogeneity by segregation—the DEEP and DEEP-ER take on heterogeneous cluster architectures. http://hdl.handle.net/2128/9379
Griessl R, Peykanu M, Hagemeyer J, Porrmann M, Krupop S, vor dem Berge M, Kiesel T, Christmann W (2014) A scalable server architecture for next-generation heterogeneous compute clusters. In: Proceedings of the 2014 12th IEEE international conference on embedded and ubiquitous computing, EUC ’14, pp 146–153. IEEE Computer Society, Washington, DC, USA. https://doi.org/10.1109/EUC.2014.29
Lachmair J, Merényi E, Porrmann M, Rückert U (2013) A reconfigurable neuroprocessor for self-organizing feature maps. Neurocomputing 112(SI). https://doi.org/10.1016/j.neucom.2012.11.045
Lhuillier Y, Philippe JM, Guerre A, Kierzynka M, Oleksiak A (2014) Parallel architecture benchmarking: from embedded computing to HPC, a FIPS project perspective. In: Proceedings of the 2014 12th IEEE international conference on embedded and ubiquitous computing, EUC ’14, pp 154–161. IEEE Computer Society, Washington, DC, USA. https://doi.org/10.1109/EUC.2014.30
Oleksiak A, Kierzynka M, Agosta G, Brandolese C, Fornaciari W, Pelosi G et al (2016) Data centres for IoT applications: the M2DC approach (Invited Paper). In: IEEE international conference on embedded computer systems: architectures, modeling, and simulation (IC-SAMOS 2016). IEEE
OpenStack Technical Committee: OpenStack Ironic—Baremetal Provisioning. https://wiki.openstack.org/wiki/Ironic. Accessed 1 June 2017
PICMG: PICMG COM.0 R2.1—Com express module base specification. http://www.picmg.org. Accessed 1 June 2017
Rajovic N, Carpenter PM, Gelado I, Puzovic N, Ramirez A, Valero M (2013) Supercomputing with commodity CPUs: are mobile SoCs ready for HPC? In: Proceedings of the international conference on high performance computing, networking, storage and analysis, SC ’13, pp 40:1–40:12. ACM, New York, NY, USA. https://doi.org/10.1145/2503210.2503281
Rojek KA, Ciznicki M, Rosa B, Kopta P, Kulczewski M, Kurowski K, Piotrowski ZP, Szustak L, Wojcik DK, Wyrzykowski R (2015) Adaptation of fluid model eulag to graphics processing unit architecture. Concurrency and Computation: Practice and Experience 27(4):937–957
Toradex: Apalis Computer Module—Module Specification. http://developer.toradex.com/hardware-resources/arm-family/apalis-module-architecture. Accessed 1 June 2017
Acknowledgements
This work was supported in part by the European Union’s Horizon 2020 research and innovation program, under grant no. 688201, Modular Microserver DataCentre (M2DC).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Oleksiak, A. et al. (2019). M2DC—A Novel Heterogeneous Hyperscale Microserver Platform. In: Kachris, C., Falsafi, B., Soudris, D. (eds) Hardware Accelerators in Data Centers. Springer, Cham. https://doi.org/10.1007/978-3-319-92792-3_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-92792-3_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-92791-6
Online ISBN: 978-3-319-92792-3
eBook Packages: EngineeringEngineering (R0)