Abstract
The goal of the HARPA solution is to overcome the performance variability (PV) by enabling next-generation embedded and high-performance platforms using heterogeneous many-core processors to provide cost-effectively dependable performance: the correct functionality and (where needed) timing guarantees throughout the expected lifetime of a platform. This must be accomplished in the presence of cycle-by-cycle performance variability due to time-dependent variations in silicon devices and wires under thermal, power, and energy constraints. The common challenge for both embedded and high-performance systems is to harness the unsustainable increases in design and operational margins and yet provide dependable performance. For example, resources that are statically determined based on worst-case execution time for real-time applications or lower clock frequency to satisfy excessive timing margins in high-performance processors.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Austin, T. (2006). Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design (pp. 13–13). New York: ACM.
Bellasi, P., Massari, G., & Fornaciari, W. (2015). Effective runtime resource management using Linux control groups with the BarbequeRTRM framework. ACM Transactions on Embedded Computing Systems, 14(2), 39:1–39:17.
Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., & De, V. (2003). Parameter variations and impact on circuits and microarchitecture. In Proceedings of the 40th Annual Design Automation Conference (pp. 338–342). New York: ACM.
Bowman, K., Tschanz, J., Wilkerson, V., Lu, S.-L., Karnik, T., De, V., et al. (2009). Circuit techniques for dynamic variation tolerance. In Proceedings of the 46th Annual Design Automation Conference (pp. 4–7). New York: ACM.
Duranton, M., Black-Schaffer, D., Yehia, S., & De Bosschere, K. (2011). Computing systems: Research challenges ahead: The HiPEAC vision 2011/2012.
Gheorghita, S. V., Palkovic, M., Hamers, J., Vandecappelle, A., Mamagkakis, S., Basten, T., et al. (2009). System-scenario-based design of dynamic embedded systems. ACM Transactions on Design Automation of Electronic Systems, 14(1), 3.
Henkel, J., Bauer, L., Dutt, N., Gupta, P., Nassif, S., Shafique, M., et al. (2013). Reliable on-chip systems in the nano-era: Lessons learnt and future trends. In Proceedings of the 50th Annual Design Automation Conference (p. 99). New York: ACM.
Kulkarni, J. P., Kim, K., & Roy, K. (2007). A 160 mv, fully differential, robust schmitt trigger based sub-threshold SRAM. In Proceedings of the 2007 International Symposium on Low Power Electronics and Design (pp. 171–176). New York: ACM.
Le, H. Q., Starke, W. J., Fields, J. S., O’Connell, F. P., Nguyen, D. Q., Ronchetti, B. J., et al. (2007). IBM power6 microarchitecture. IBM Journal of Research and Development, 51(6), 639–662.
McNairy, C., & Bhatia, R. (2005). Montecito: A dual-core, dual-thread itanium processor. IEEE Micro, 25(2), 10–20.
Munaga, S., & Catthoor, F. (2012). Reliability-aware proactive energy management in hard real-time systems: A motivational case study. In Technological Innovations in Adaptive and Dependable Systems: Advancing Models and Concepts (pp. 215–225). Hershey: IGI Global.
Prodromou, A., Panteli, A., Nicopoulos, C., & Sazeides, Y. (2012). Nocalert: An on-line and real-time fault detection mechanism for network-on-chip architectures. In Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-45 (pp. 60–71). Washington: IEEE Computer Society.
Simone Libutti, W., & Massari, G. (2016). Co-scheduling tasks on multi-core heterogeneous systems: An energy-aware perspective. IET Computers and Digital Techniques, 10, 77–84(7).
Zoni, D., Canidio, A., Fornaciari, W., Englezakis, P., Nicopoulos, C., & Sazeides, Y. (2017). Blackout. Journal of Parallel and Distributed Computing, 104(C):130–145.
Zoni, D., Colombo, L., & Fornaciari, W. (2018). Darkcache: Energy-performance optimization of tiled multi-cores by adaptively power-gating LLC banks. ACM Transactions on Architecture Code Optimization, 15(2), 21:1–21:26.
Zoni, D., Flich, J., & Fornaciari, W. (2016). Cutbuf: Buffer management and router design for traffic mixing in VNET-based NoCs. IEEE Transactions on Parallel and Distributed Systems, 27(6), 1603–1616.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Zompakis, N. et al. (2019). The HARPA Approach to Ensure Dependable Performance. In: Fornaciari, W., Soudris, D. (eds) Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms. Springer, Cham. https://doi.org/10.1007/978-3-319-91962-1_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-91962-1_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-91961-4
Online ISBN: 978-3-319-91962-1
eBook Packages: EngineeringEngineering (R0)