Optimization of Processor Devices Based on the Maximum Indicators of Self-correction

  • Y. Klyatchenko
  • G. Tarasenko
  • O. Tarasenko-Klyatchenko
  • V. Tarasenko
  • O. Teslenko
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 754)


It is proposed to characterize the state of digital processing devices’ outputs with a system of probabilities, where for any binary processing results the probability of getting the same real result is set, if it is theoretically possible. Since the outputs of some devices in their compositions are the inputs of other devices, than such a probability system is universal, that allows taking into account faults of hardware means. For the original inputs the models of probabilistic information converters (data distortion on the initial inputs system) are used, on the outputs of which the indicated probabilities system exists, allowing for distortion of the input data only. Heuristic algorithm for optimal encoding (as per the maximal possible self-correction) of digital machines (as the models of processing devices) is proposed for their structural synthesis. The obtained results enable reaching optimize results on the design stage, that are directed to increase veracity of computer systems processor devices’ functioning.


Self-correction Probability of correct operation Boolean functions 


  1. 1.
    Klyatchenko, Y., Tarasenko, V., Tarasenko-Klyatchenko, O., Teslenko, O.: Reliability evaluation method of functioning logic networks in the distortion of input data determined. Radioelectron. Inform. 5, 165–169 (2014)Google Scholar
  2. 2.
    Klyatchenko, Y.: The reliability determination of the hardware devices on FPGAs functioning under conditions of input logic signals distortion. Inf. Technol. Comput. Eng. 3, 9–12 (2015)Google Scholar
  3. 3.
    Klyatchenko, Y., Tarasenko, V., Tarasenko-Klyatchenko, O., Teslenko, O.: The probability of correct operation for logic networks in condition of input signals distortion. Comput.-Integr. Technol.: Educ. Sci. Prod. 8, 47–52 (2012)Google Scholar
  4. 4.
    Afshord, S.T., Pottosin, Y.: Improved decomposition for a system of completely specified boolean functions. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 6(1), 25–32 (2014). Scholar
  5. 5.
    Wason, R., Soni, A.K., Rafiq, M.Q.: Estimating software reliability by monitoring software execution through opcode. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 7(9), 23–30 (2015). Scholar
  6. 6.
    Vijayakumari, C.K., Mythili, P., James, R.K.: A simplified efficient technique for the design of combinational logic circuits. Int. J. Intell. Syst. Appl. (IJISA) 7(9), 42–48 (2015). Scholar
  7. 7.
    Georgiev, D., Tentov, A.: FSM circuits design for approximate string matching in hardware based network intrusion detection systems. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 6(1), 68–75 (2014). Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  1. 1.National Technical University of Ukraine “Igor Sikorsky Kyiv Polytechnic Institute”KyivUkraine

Personalised recommendations