Advertisement

Research and Development of a Stereo Encoder of a FM-Transmitter Based on FPGA

  • Volokyta Artem
  • Shymkovych Volodymyr
  • Volokyta Ivan
  • Vasyliev Vladyslav
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 754)

Abstract

This paper describes the research and development of the digital stereo encoder FM transmitter including its implementation on Field Programmable Gate Array (FPGA). The development of structural schemes of the digital part of the FM transmitter exciter, the stereo encoder and the digital synthesizer of the sine wave on the FPGA is also described. Paper includes a description of development of a digital synthesizer of a sinusoidal signal on a FPGA, which uses a tabular method to generate the sinusoidal wave, fourth part of its period is written to memory and the rest of the period is calculated using the first part. To generate five sinusoids of different frequencies in a stereo encoder, only one table in memory used. The simulation of the stereocoder on the FPGA in carried out in the specialized Computer-Aided Design (CAD). The graphs of the left and right balance signals, the sum and difference of these signals, the signal of difference of the two sine waves which have their amplitude modulated and with a carrier signal of 19 kHz and the complex stereo signal are constructed. After receiving a complex stereo signal its frequency modulation is carried out with a carrier signal of 100 MHz, the FPGA chip outputs the frequency code of modulated signal.

Keywords

FPGA Radio components Stereo encoder Digital signal processing 

References

  1. 1.
    Kabir, S., Ashraful Alam, A.S.M.: Hardware design and simulation of sobel edge detection algorithm. Int. J. Image Graph. Signal Process. (IJIGSP) 6(5), 10–18 (2014).  https://doi.org/10.5815/ijigsp.2014.05.02CrossRefGoogle Scholar
  2. 2.
    Rashidi, B., Rashidi, B.: FPGA based a new low power and self-timed AES 128-bit encryption algorithm for encryption audio signal. Int. J. Comput. Netw. Inf. Secur. (IJCNIS) 5(2), 10–20 (2013).  https://doi.org/10.5815/ijcnis.2013.02.02CrossRefGoogle Scholar
  3. 3.
    Singh, S., Saini, A.K., Saini, R.: Real-time FPGA based implementation of color image edge detection. Int. J. Image Graph. Signal Process. (IJIGSP) 4(12), 19–25 (2012).  https://doi.org/10.5815/ijigsp.2012.12.03CrossRefGoogle Scholar
  4. 4.
    Singh, S., Saurav, S., Shekhar, C., Vohra, A.: Prototyping an automated video surveillance system using FPGAs. Int. J. Image Graph. Signal Process. (IJIGSP) 8(8), 37–46 (2016).  https://doi.org/10.5815/ijigsp.2016.08.06CrossRefGoogle Scholar
  5. 5.
    Singh, S., Saini, R., Saurav, S., Saini, A.K.: Real-time object tracking with active PTZ camera using hardware acceleration approach. Int. J. Image Graph. Signal Process. (IJIGSP) 9(2), 55–62 (2017).  https://doi.org/10.5815/ijigsp.2017.02.07CrossRefGoogle Scholar
  6. 6.
    Faridi, M.H., Jafari, A., Dehghani, E.: An efficient distributed power control in cognitive radio networks. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 8(1), 48–53 (2016).  https://doi.org/10.5815/ijitcs.2016.01.06CrossRefGoogle Scholar
  7. 7.
    Kravets, P.I., Shymkovych, V.M., Samotyy, V.: Method and technology of synthesis of neural network models of object control with their hardware implementation on FPGA. In: Proceedings of the 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications 21–23 September 2017, Bucharest, Romania, pp. 947–951 (2017)Google Scholar
  8. 8.
    Kravets, P.I., Volodymyr, S.: Neural network control system with direct and inverse model of control object hardware and software realization of in FPGA. In: Kulczycki, P., Kowalski, P.A., Lukasik, S. (eds.) Information Technology, Computational and Experimental Physics AGN-UST, Krakow, Poland, pp. 180–183 (2016)Google Scholar
  9. 9.
    Kravets, P.I., Shymkovych, V.M., Zubenko, G.A.: Technology of hardware and software implementation of artificial neurons and artificial neural networks by means of FPGA. Visnyk NTUU “KPI” Informatics, Operation and Computer Science, no. 55, pp. 174–180 (2012). (in Ukrainian)Google Scholar
  10. 10.
    Loutskii, H., Volokyta, A., Yakushev, O., Rehida, P., Vu, D.T.: Development of real time method of detecting attacks based on artificial intelligence. Technol. Audit Prod. Reserves 29, 40–46 (2016).  https://doi.org/10.15587/2312-8372.2016.71677CrossRefGoogle Scholar
  11. 11.
    Volokyta, A., Rehida, P., Shyrochyn, V., Nikitiuk, A., Vu, D.T.: The effective method of distributed data storage that provides high access speed and level of safety. Bul. J. Eng. Des. 29, 67–75 (2016)Google Scholar
  12. 12.
    Hu, Z., Mukhin, V., Kornaga, Y., Volokyta, A., Herasymenko, O.: The scheduler for distributed computer systems based on the network-centric approach to resources control. In: The 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications 21–23 September, 2017, Bucharest, Romania (2017)Google Scholar
  13. 13.
    Bonello, O.: Multiband audio processing and its influence on the coverage area of the FM stereo transmission. J. AES, (3), 145–156 (2007)Google Scholar
  14. 14.
    Li, J., Luo, Y., Tian, M.: FM stereo receiver based on software-defined radio. Int. J. Digital Content Technol. Appl. (JDCTA) 6(1) (2012)  https://doi.org/10.4156/jdcta.vol6.issue1.10
  15. 15.
    Minden, G.J., Evans, J.B., Searl, L., DePardo, D., Petty, V.R., Raijbanshi, R., Newman, T., Chen, Q., Weidling, F., Guffey, J., Datla, D., Barker, B., Peck, M., Cordill, B., Wyglinski, A.M., Agah, A.: KUAR: a flexible software-defined radio development platform. In: 2nd Dynamic Spectrum Access Networks Symposium, pp. 428–439. IEEE, April 2007Google Scholar
  16. 16.
    Abdullah, H.N., Valenzuela, A.: A joint Matlab/FPGA design of AM receiver for teaching purposes. In: EMNT2008 conference, Munich University of Technology, Germany (2008)Google Scholar
  17. 17.
    Braun, M., Pendlum, J.: A flexible data processing framework for heterogeneous processing environments: RF Network-on-Chip™. In: 2017 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC), 9–10 May 2017, pp. 1–6 (2017)Google Scholar
  18. 18.
    Nivin, R., Sheeba Rani, J., Vidhya, P.: Design and hardware implementation of reconfigurable nano satellite communication system using FPGA based SDR for FM/FSK demodulation and BPSK modulation. In: 2016 International Conference on Communication Systems and Networks (ComNet), pp. 1–6 (2016)Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Volokyta Artem
    • 1
  • Shymkovych Volodymyr
    • 2
  • Volokyta Ivan
    • 3
  • Vasyliev Vladyslav
    • 2
  1. 1.Department of Computer EngineeringNational Technical University of Ukraine “Igor Sikorsky Kyiv Polytechnic Institute”KyivUkraine
  2. 2.Department of Automation and Control in Technical SystemsNational Technical University of Ukraine “Igor Sikorsky Kyiv Polytechnic Institute”KyivUkraine
  3. 3.Royal Caribbean InternationalFloridaUSA

Personalised recommendations