Skip to main content
SpringerLink
Log in

Emerging Steep-Slope Devices and Circuits: Opportunities and Challenges

  • Chapter
  • First Online:
Beyond-CMOS Technologies for Next Generation Computer Design

Abstract

While continuing the CMOS scaling-down becomes unprecedentedly more challenging than before, intensive exploration on beyond-CMOS nanodevice technologies is an appealing approach to further continue the power scaling-down. This chapter reviews some promising beyond-CMOS emerging transistor technologies, including Tunnel FETs, Ferroelectric FETs, and Hyper-FETs. Circuit design techniques based on these emerging devices are also reviewed to provide insights for future energy-efficient analog and digital signal processing. In addition to the opportunities, this chapter also discusses the challenges of emerging devices in circuit and systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    For conventional MOSFETs, the required minimum VDS to meet the saturation requirement is around VGS – VTH. For HTFETs, a widely-accepted VTH is not yet defined. This statement of comparison, however, is still meaningful, because for HTFETs, the required VDS needs to be larger than VGS to enable saturation, which is intuitively much larger than that of conventional MOSFETs [37, 41].

References

  1. A.C. Seabaugh, Q. Zhang, Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE 98(12), 2095–2110 (2010)

    Article  Google Scholar 

  2. P.-F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weiss, D. Schmitt-Landsiedel, W. Hansch, Complementary tunneling transistor for low power application. Solid State Electron. 48(12), 2281–2286 (2004)

    Article  Google Scholar 

  3. K.K. Bhuwalka, J. Schulze, I. Eisele, Performance enhancement of vertical tunnel field-effect transistor with SiGe in the pþ layer. Jpn. J. Appl. Phys. 43, 4073–4078 (2004)

    Article  Google Scholar 

  4. J. Appenzeller, Y.-M. Lin, J. Knoch, P. Avouris, Band-to-band tunneling in carbon nanotube field-effect transistors. Phys. Rev. Lett. 93(19), 196805-1–196805-4 (2004)

    Article  Google Scholar 

  5. W.Y. Choi, B.-G. Park, J.D. Lee, T.-J.K. Liu, Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron. Device Lett. 28, 743–745 (2007)

    Article  Google Scholar 

  6. T. Krishnamohan, D. Kim, S. Raghunathan, K. Saraswat, Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and G 60 mV/dec subthreshold slope, in Proc. Int. Electron Devices Meeting (IEDM) (2008), pp. 947–949

    Google Scholar 

  7. R. Pandey et al., Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type GaAs0.4Sb0.6/In0.65Ga0.35As complimentary heterojunction vertical tunnel FETs for ultra-low power logic, in 2015 Symposium on VLSI Technology (VLSI Technology), Kyoto (2015), pp. T206–T207

    Google Scholar 

  8. R. Bijesh et al., Demonstration of In0.9Ga0.1As/GaAs0.18Sb0.82 near broken-gap tunnel FET with ION=740μA/μm, GM=70μS/μm and gigahertz switching performance at VDS=0.5V, in 2013 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2013), pp. 28.2.1–28.2.4

    Google Scholar 

  9. G. Dewey et al., Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing, in Proc. IEDM Tech. Dig., Washington, DC (2011), pp. 33.6.1–33.6.4

    Google Scholar 

  10. R. Gandhi, Z. Chen, N. Singh, K. Banerjee, S. Lee, CMOS-compatible vertical-silicon-nanowire gate-all-around p-type tunneling FETs with ≤50-mV/decade subthreshold swing. IEEE Electron Device Lett. 32(11), 1504–1506 (2011)

    Article  Google Scholar 

  11. A.I. Khan, C.W. Yeung, C. Hu, S. Salahuddin, Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelec- tric operation, in Proc. IEEE IEDM, Dec. (2011), pp. 11.3.1–11.3.4

    Google Scholar 

  12. S. Salahuddin, S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano Lett. 8(2), 405–410 (2008)

    Article  Google Scholar 

  13. H. Chenming, S. Salahuddin, C.-I. Lin, A. Khan, 0.2 V adiabatic NC-FinFET with 0.6 mA/μm ION and 0.1 nA/μm IOFF, in Device Research Conference (DRC) (2015), pp. 39–40

    Google Scholar 

  14. M.H. Lee et al., Steep slope and near non-hysteresis of FETs with antiferroelectric-like HfZrO for low-power electronics. IEEE Electron Device Lett. 36(4), 294–296 (2015)

    Article  MathSciNet  Google Scholar 

  15. J. Jo, W.Y. Choi, J.-D. Park, J.W. Shim, H.-Y. Yu, C. Shin, Negative capacitance in organic/ferroelectric capacitor to implement steep switching MOS devices. Nano Lett. 15(7), 4553–4556 (2015)

    Article  Google Scholar 

  16. A.I. Khan et al., Negative capacitance in short-channel FinFETs externally connected to an epitaxial ferroelectric capacitor. IEEE Electron Device Lett. 37(1), 111–114 (2016)

    Article  Google Scholar 

  17. J. Jo, C. Shin, Negative capacitance field effect transistor with hysteresis-free Sub-60-mV/decade switching. IEEE Electron Device Lett. 37(3), 245–248 (2016)

    Article  Google Scholar 

  18. K.S. Li et al., Sub-60mV-swing negative-capacitance FinFET without hysteresis, in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 22.6.1–22.6.4

    Google Scholar 

  19. M.H. Lee et al., Prospects for ferroelectric HfZrOx FETs with experimentally CET=0.98nm, SSfor=42mV/dec, SSrev=28mV/dec, switch-off <0.2V, and hysteresis-free strategies, in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 22.5.1–22.5.4

    Google Scholar 

  20. S. Dasgupta, A. Rajashekhar, K. Majumdar, N. Agrawal, A. Razavieh, S. Trolier-Mckinstry, S. Datta, Sub-kT/q switching in strong inversion in PbZr0.52Ti0.48O3 gated negative capacitance FETs. IEEE J. Explor. Solid-State Computat. Devices Circuits 1, 43–48 (2015)

    Article  Google Scholar 

  21. P.-G. Chen, Y.-T. Wei, M. Tang, M.H. Lee, Experimental demonstration of ferroelectric gate-stack AlGaN/GaN-on-Si MOS-HEMTs with voltage amplification for power applications. IEEE Trans. Electron Devices 61(8), 3014–3017 (2014)

    Article  Google Scholar 

  22. H. Nathanson, W. Newell, R. Wickstro, J. Davis, Resonant gate transistor. IEEE Trans. Electron Devices ED-14(3), 117–133 (1967)

    Article  Google Scholar 

  23. A.M. Ionescu, V. Pott, R. Fritschi, K. Banerjee, M.J. Declercq, P. Renaud, C. Hilbert, P. Fluckiger, G.A. Racine, Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture, in Proc. Int. Symp. Quality Elecron. Design (2002), pp. 496–501

    Google Scholar 

  24. H. Kam, D.T. Lee, R.T. Howe, T.-J. King, A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics, in Proc. Int. Electron Devices Meeting (IEDM) (2005), pp. 463–466

    Google Scholar 

  25. K. Gopalakrishnan, P.B. Griffin, J.D. Plummer, I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q, in Proc. Int. Electron Devices Meeting (IEDM) (2002) pp. 289–292

    Google Scholar 

  26. W.Y. Choi, J.D. Lee, B.-G. Park, Integration process of impact ionization metal-oxide-semiconductor devices with tunneling field-effect transistors and metal-oxide-semiconductor field-effect transistors. Jpn. J. Appl. Phys. 46(1), 122–124 (2007)

    Article  Google Scholar 

  27. C.-W. Lee, A.N. Nazarov, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, R.T. Doria, J.-P. Colinge, Low subthreshold slope in junctionless multigate transistors. Appl. Phys. Lett. 96, 102106 (2010)

    Article  Google Scholar 

  28. E.-H. Toh, G.H. Wang, L. Chan, D. Weeks, M. Bauer, J. Spear, S.G. Thomas, G. Samudra, Y.-C. Yeo, Cointegration of in situ doped silicon-carbide source and silicon-carbon i-region in p-channel silicon nanowire impact-ionization transistor. IEEE Electron Device Lett. 29(7), 731–733 (2008)

    Article  Google Scholar 

  29. N. Shukla, A. Thathachary, A. Agrawal, H. Paik, A. Aziz, D. Schlom, S. Gupta, R. Engel-Herbert, S. Datta, A steep-slope transistor based on abrupt electronic phase transition. Nat. Commun. 6, 7812-1–7812-6 (2015)

    Google Scholar 

  30. N. Shukla et al., Pairwise coupled hybrid vanadium dioxide-MOSFET (HVFET) oscillators for non-boolean associative computing, in 2014 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA (2014), pp. 28.7.1–28.7.4

    Google Scholar 

  31. J.H. Park, G.S. Jang, H.Y. Seok, et al., Sub-kT/q subthreshold-slope using negative capacitance in low-temperature polycrystalline-silicon thin-film transistor. Sci. Rep. 6, 24734 (2016)

    Article  Google Scholar 

  32. J.P. Colinge, Subthreshold slope of thin-film SOI MOSFET’s. IEEE Electron Device Lett. 7(4), 244–246 (1986)

    Article  Google Scholar 

  33. M.H. Lee et al., Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification, in 2013 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2013), pp. 4.5.1–4.5.4

    Google Scholar 

  34. U.E. Avci et al., Study of TFET non-ideality effects for determination of geometry and defect density requirements for sub-60mV/dec Ge TFET, in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 34.5.1–34.5.4

    Google Scholar 

  35. R. Pandey et al., Tunnel junction abruptness, source random dopant fluctuation and PBTI induced variability analysis of GaAs0.4Sb0.6/In0.65Ga0.35As heterojunction tunnel FETs, in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 14.2.1–14.2.4

    Google Scholar 

  36. H. Lu, A. Seabaugh, Tunnel field-effect transistors: State-of-the-art. IEEE J. Electron Devices Soc. 2(4), 44–49 (2014)

    Article  Google Scholar 

  37. H. Liu, X. Li, R. Vaddi, K. Ma, S. Datta, V. Narayanan, Tunnel FET RF rectifier design for energy harvesting applications. IEEE Trans. Emerg. Sel. Topics Circuits Syst. 4(4), 400–411 (2014)

    Article  Google Scholar 

  38. A.M. Ionescu, Tunnel FETs and emerging device concepts for subthermal switching, in 2013 IEEE International Electron Devices Meeting (IEDM) (2013)

    Google Scholar 

  39. Synopsys TCAD, http://www.synopsys.com/tools/tcad

  40. S. Datta et al., Tunnel transistors for energy efficient computing, in IEEE Int. Reliability Physics Symp. (IRPS) (2013), pp. 6A.3.1–6A.3.7

    Google Scholar 

  41. B. Sedighi, X.S. Hu, H. Liu, J.J. Nahas, M. Niemier, Analog circuit design using tunnel-FETs. IEEE Trans. Circuits Syst. I 62(1), 39–48 (2015)

    Article  Google Scholar 

  42. V. Saripalli, S. Datta, V. Narayanan, J.P. Kulkarni, Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design, in 2011 IEEE/ACM International Symposium on Nanoscale Architectures, San Diego, CA (2011), pp. 45–52

    Google Scholar 

  43. M.S. Kim, H. Liu, K. Swaminathan, X. Li, S. Datta, V. Narayanan, Enabling power-efficient designs with III-V tunnel FETs, in 2014 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), La Jolla, CA (2014), pp. 1–4

    Google Scholar 

  44. K. Swaminathan, H. Liu, J. Sampson, V. Narayanan, An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs, in 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA), Minneapolis, MN (2014), pp. 241–252

    Google Scholar 

  45. W.Y. Tsai, H. Liu, X. Li, V. Narayanan, Low-power high-speed current mode logic using tunnel-FETs, in 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC), Playa del Carmen (2014), pp. 1–6

    Google Scholar 

  46. K. Swaminathan, H. Liu, X. Li, M.S. Kim, J. Sampson, V. Narayanan, Steep slope devices: Enabling new architectural paradigms, in 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA (2014), pp. 1–6

    Google Scholar 

  47. M.S. Kim, W. Cane-Wissing, X. Li, J. Sampson, S. Datta, S.K. Gupta, V. Narayanan, Comparative area and parasitics analysis in FinFET and Heterojunction vertical TFET standard cells. ACM J. Emerg. Technol. Comput. Syst. 12(4), 38 (2016)

    Article  Google Scholar 

  48. S. Datta, H. Liu, V. Narayanan, Tunnel FET technology: A reliability perspective. Microelectron. Reliab. 54(5), 861–874 (2014)

    Article  Google Scholar 

  49. U. Heo, X. Li, H. Liu, S. Gupta, S. Datta, V. Narayanan, A high-efficiency switched-capacitance HTFET charge pump for low-input-voltage applications, in 2015 28th International Conference on VLSI Design, Bangalore (2015), pp. 304–309

    Google Scholar 

  50. X. Li, K. Ma, S. George, J. Sampson, V. Narayanan, Enabling internet-of-things: Opportunities brought by emerging devices, circuits, and architectures, in 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (Springer, Cham, 2016), pp. 1–23

    Google Scholar 

  51. X. Li, U. Dennis Heo, K. Ma, V. Narayanan, H. Liu, S. Datta, Rf-powered systems using steep-slope devices, in New Circuits and Systems Conference (NEWCAS), 2014 IEEE 12th International, Trois-Rivieres, QC (2014), pp. 73–76

    Google Scholar 

  52. M.S. Kim, X. Li, H. Liu, J. Sampson, S. Datta, V. Narayanan, Exploration of low-power high-SFDR current-steering D/A converter design using steep-slope heterojunction tunnel FETs. IEEE Trans. VLSI Syst. 24(6), 2299–2309 (2016)

    Google Scholar 

  53. X. Li, Q. Wei, Z. Xu, J. Liu, H. Wang, H. Yang, A 14 bit 500 MS/s CMOS DAC using complementary switched current sources and time-relaxed interleaving DRRZ. IEEE Trans. Circuits Syst. I 61(8), 2337–2347 (2014)

    Article  Google Scholar 

  54. X. Li, Q. Wei, H. Yang, Code-independent output impedance: A new approach to increasing the linearity of current-steering DACs, in 2011 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Beirut (2011), pp. 216–219

    Google Scholar 

  55. J. Liu, X. Li, Q. Wei, H. Yang, A 14-bit 1.0-GS/s dynamic element matching DAC with >80 dB SFDR up to the Nyquist, in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon (2015), pp. 1026–1029

    Google Scholar 

  56. R. Pandey, B. Rajamohanan, H. Liu, V. Narayanan, S. Datta, Electrical noise in heterojunction interband tunnel FETs. IEEE Trans. Electron Devices 61(2), 552–560 (2014)

    Article  Google Scholar 

  57. H. Liu, S. Datta, M. Shoaran, A. Schmid, X. Li, V. Narayanan, Tunnel FET-based ultra-low power, low-noise amplifier design for bio-signal acquisition, in 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), La Jolla, CA (2014), pp. 57–62

    Google Scholar 

  58. M.S. Kim, H. Liu, X. Li, S. Datta, V. Narayanan, A steep-slope tunnel FET based SAR analog-to-digital converter. IEEE Trans. Electron Devices 61(11), 3661–3667 (2014)

    Article  Google Scholar 

  59. P. Mazumder et al., Tunneling-based cellular nonlinear network architectures for image processing. IEEE Trans. VLSI Syst. 17(4), 487–495 (2009)

    Article  Google Scholar 

  60. A.R. Trivedi, S. Datta, S. Mukhopadhyay, Application of silicon-germanium source tunnel-FET to enable ultralow power cellular neural network-based associative memory. IEEE Trans. Electron Devices 61(11), 3707–3715 (2014)

    Article  Google Scholar 

  61. A.R. Trivedi, S. Mukhopadhyay, Potential of ultralow-power cellular neural image processing with Si/Ge tunnel FET. IEEE Trans. Nanotechnol. 13(4), 627–629 (2014)

    Article  Google Scholar 

  62. P.M. Asbeck, K. Lee, J. Min, Projected performance of heterostructure tunneling FETs in low power microwave and mm-wave applications. IEEE J. Electron Devices Soc. 3(3), 122–134 (2015)

    Article  Google Scholar 

  63. A. Aziz, S. Ghosh, S. Datta, S.K. Gupta, Physics-based circuit-compatible SPICE model for ferroelectric transistors. IEEE Electron Device Lett. 37(6), 805–808 (2016)

    Google Scholar 

  64. Aziz, S. Ghosh, S. Datta, S.K. Gupta, Polarization charge and coercive field dependent performance of negative capacitance FETs, in 2016 74th Annual Device Research Conference (DRC) (2016), pp. 1–2

    Google Scholar 

  65. S. George, K. Ma, A. Aziz, X. Li, A. Khan, S. Salahuddin, M.-F. Chang, et al., Nonvolatile memory design based on ferroelectric FETs, in Proceedings of the 53rd Annual Design Automation Conference (DAC) (2016), p. 118

    Google Scholar 

  66. S. George, A. Aziz, X. Li, et al., Device circuit co design of FEFET based logic for low voltage processors, in ISVLSI (2016), pp. 649–654

    Google Scholar 

  67. S. George, X. Li, et al., NCFET based logic for energy harvesting systems, in SRC TECHCON 2015 (SRC, Durham, 2015)

    Google Scholar 

  68. X. Li et al., Design of Nonvolatile SRAM with ferroelectric FETs for energy-efficient backup and restore. IEEE Trans. Electron Devices 64(7), 3037–3040 (2017)

    Article  Google Scholar 

  69. K. Ma, Y. Zheng, S. Li, K. Swaminathan, X. Li, Y. Liu, J. Sampson, Y. Xie, V. Narayanan, Architecture exploration for ambient energy harvesting nonvolatile processors, in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) (2015), pp. 526–537

    Google Scholar 

  70. Y. Wang, Y. Liu, S. Li, D. Zhang, B. Zhao, M.-F. Chiang, Y. Yan, B. Sai, H. Yang, A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops, in 2012 Proceedings of the ESSCIRC (ESSCIRC) (2012), pp. 149–152

    Google Scholar 

  71. Y. Liu et al., Ambient energy harvesting nonvolatile processors: From circuit to system, in Proceedings of the 52nd Annual Design Automation Conference (2015), p. 150

    Google Scholar 

  72. K.-W. Kwon, S.H. Choday, Y. Kim, X. Fong, S.P. Park, K. Roy, SHE-NVFF: Spin hall effect-based nonvolatile flip-flop for power gating architecture. IEEE Electron Device Lett. 35(4), 488–490 (2014)

    Article  Google Scholar 

  73. D. Wang et al., Ferroelectric transistor based non-volatile flip-flop, in Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED’16) (2016), pp. 10–15

    Google Scholar 

  74. X. Li, J. Sampson, A. Khan, K. Ma, S. George, A. Aziz, S. Gupta, S. Salahuddin, M.-F. Chang, S. Datta, V. Narayanan, Enabling energy-efficient nonvolatile computing with negative capacitance FET. IEEE Trans. Electron Devices 64(8), 3452–3458 (2017)

    Article  Google Scholar 

  75. X. Li, S. George, K. Ma, W.-Y. Tsai, A. Aziz, J. Sampson, S. Gupta, M.-F. Chang, Y. Liu, S. Datta, V. Narayanan, Advancing nonvolatile computing with nonvolatile NCFET latches and flip-flops. IEEE Trans. Circuits Syst. I 64(11), 2907–2919 (2017)

    Article  MathSciNet  Google Scholar 

  76. K. Ma et al., Nonvolatile processor architecture exploration for energy-harvesting applications. IEEE Micro 35(5), 32–40 (2015)

    Article  Google Scholar 

  77. K. Ma et al., Nonvolatile processor architectures: Efficient, reliable progress with unstable power. IEEE Micro 36(3), 72–83 (2016)

    Article  Google Scholar 

  78. K. Ma, X. Li, et al., Nonvolatile processor optimization for ambient energy harvesting scenarios, in The 15th Non-volatile Memory Technology Symposium (NVMTS) (2015)

    Google Scholar 

  79. K. Ma et al., Dynamic machine learning based matching of nonvolatile processor microarchitecture to harvested energy profile, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (2015), pp. 670–675

    Google Scholar 

  80. M.H. Park, Y.H. Lee, H.J. Kim, Y.J. Kim, T. Moon, K.D. Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, C.S. Hwang, Ferroelectricity and antiferroelectricity of doped thin HfO2-based films. Adv. Mat. 27(11), 1811–1831 (2015)

    Article  Google Scholar 

  81. A. Chen, X. Sharon Hu, Y. Jin, M. Niemier, X. Yin, Using emerging technologies for hardware security beyond PUFs, in 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2016), pp. 1544–1549

    Google Scholar 

  82. J. Frougier, N. Shukla, D. Deng, M.J. Jerry, A. Aziz, L. Liu, G. Lavallee, T.S. Mayer, S.K. Gupta, S. Datta, Phase-transition-FET exhibiting steep switching slope of 8mV/decade and 36% enhanced ON current, in 2016 Symposia on VLSI Technology and Circuits (2016)

    Google Scholar 

  83. F.J. Morin, Oxides which show a metal-to-insulator transition at the Neel temperature. Phys. Rev. Lett. 3, 34–36 (1959)

    Article  Google Scholar 

  84. Y. Tomioka et al., Phase diagrams of perovskite-type manganese oxides. J. Phys. Chem. Solids 67(9–10), 2214–2221 (2006)

    Article  Google Scholar 

  85. Q. Luo et al., Cu BEOL compatible selector with high selectivity (>107), extremely low off-current (pA) and high endurance (>1010), in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 10.4.1–10.4.4

    Google Scholar 

  86. Yang et al., Novel selector for high density non-volatile memory with ultra-low holding voltage and 107 on/off ratio, in 2015 Swymposium on VLSI Technology (VLSI Technology), Kyoto (2015), pp. T130–T131

    Google Scholar 

  87. J. Cao et al., Strain engineering and one-dimensional organization of metal-insulator domains in single-crystal vanadium dioxide beams. Nature Nanotechnol. 4(11), 732–737 (2009)

    Article  Google Scholar 

  88. W.Y. Tsai, X. Li, M. Jerry, B. Xie, N. Shukla, H. Liu, N. Chandramoorthy, M. Cotter, A. Raychowdhury, D.M. Chiarulli, S.P. Levitan, S. Datta, J. Sampson, N. Ranganathan, V. Narayanan, Enabling new computation paradigms with HyperFET - an emerging device. IEEE Trans. Multi-Scale Comput. Syst. 2(1), 30–48 (2016)

    Article  Google Scholar 

  89. M. Jerry et al., Phase transition oxide neuron for spiking neural networks, in DRC 2016 74th Annual (2016)

    Google Scholar 

  90. C.C. McAndrew et al., Best practices for compact modeling in Verilog-A. IEEE J. Electron Devices Soc. 3(5), 383–396 (2015)

    Article  Google Scholar 

  91. Verilog-AMS language reference manual [Online]. Available: http://www.accellera.org/downloads/standards/v-ams. Accessed Jun 2015

  92. M.A. Wahab, M.A. Alam, A Verilog-A Compact Model for Negative Capacitance FET [Online]. (nanoHUB, 2016), https://doi.org/10.4231/D3PV6B79V. Available: https://nanohub.org/publications/95/2

  93. H. Liu, V. Saripalli, V. Narayanan, S. Datta, III-V Tunnel FET Model [Online]. (nanoHUB, 2015), https://doi.org/10.4231/D30Z70X8D. Available: https://nanohub.org/publications/12/2

  94. S. Rakheja, D. Antoniadis, Physics-based compact modeling of charge transport in nanoscale electronic devices, in 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC (2015), pp. 28.6.1–28.6.4

    Google Scholar 

  95. V.P. Trivedi, G. Fossum, L. Mathew, M.M. Chowdhury, W. Zhang, G.O. Workman, B.-Y. Nguyen, Physics-based compact modeling for nonclassical CMOS, in ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design (2005), pp. 211–216

    Google Scholar 

  96. J.U. Mehta, W.A. Borders, H. Liu, R. Pandey, S. Datta, L. Lunardi, III–V tunnel FET model with closed-form analytical solution. IEEE Trans. Electron Devices 63(5), 2163–2168 (2016)

    Article  Google Scholar 

  97. J.D. Harms, F. Ebrahimi, X. Yao, J.P. Wang, SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions. IEEE Trans. Electron Devices 57(6), 1425–1430 (2010)

    Article  Google Scholar 

  98. G.D. Panagopoulos, C. Augustine, K. Roy, Physics-based SPICE-compatible compact model for simulating hybrid MTJ/CMOS circuits. IEEE Trans. Electron Devices 60(9), 2808–2814 (2013)

    Article  Google Scholar 

  99. M. Mierzwinsk, P.O. Halloran, B. Troyanovsky, R. Dutton, Changing the paradigm for compact model integration in circuit simulators using Verilog-A, in Tech. Proceeding of 2003 Nanotechnology Conference and Trade Show, Vol. 2, Chap. 7 (Compact Modeling, San Francisco, CA, 2003), pp. 376–379

    Google Scholar 

  100. .V.K. Chavali, J. Joseph, V.K. Chaubey, A.K. Saini, Compact drain current modeling in long channel SOI double gate FET for sub 40nm gate width, in 15th International Workshop on Physics of Semiconductor Devices (2009)

    Google Scholar 

  101. L. Lemaitre, C. McAndrew, S. Hamm, ADMS-automatic device model synthesizer, in Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 (2002), pp. 27–30

    Google Scholar 

  102. D. Yakimets, G. Eneman, P. Schuddinck, T.H. Bao, M.G. Bardon, P. Raghavan, A. Veloso, N. Collaert, A. Mercha, D. Verkest, A.V.-Y. Thean, K.D. Meyer, Vertical GAAFETs for the ultimate CMOS scaling. IEEE Trans. Electron Devices 62(5), 1433–1439 (2015)

    Article  Google Scholar 

  103. A. Akturka, M. Peckerara, K. Engb, J. Hamletb, S. Potbharea, E. Longoriab, R. Youngb, T. Gurrierib, M.S. Carrollb, N. Goldsmana, Compact modeling of 0.35μm SOI CMOS technology node for 4K DC operation using Verilog-a. J. Microelectron. Eng. 87(12), 2518–2524 (2010)

    Article  Google Scholar 

  104. K. Swaminathan, M.S. Kim, N. Chandramoorthy, B. Sedighi, R. Perricone, J. Sampson, V. Narayanan, Modeling steep slope devices: From circuits to architectures, in 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden (2014), pp. 1–6

    Google Scholar 

  105. M. Martin, D.J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, D.A. Wood, Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Comput. Archit. News 33, 92–99 (2005)

    Article  Google Scholar 

  106. S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, N.P. Jouppi, McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures, in 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), New York, NY (2009), pp. 469–480

    Google Scholar 

  107. S. Datta, H. Liu, V. Narayanan, Tunnel FET technology: A reliability perspective. Microelectron. Reliab. 54, 861–874 (2014)

    Article  Google Scholar 

  108. K. Hung, P.-K. Ko, C. Hu, Y. Cheng, A physics-based MOSFET noise model for circuit simulators. IEEE Trans. Electron Devices 37(5), 1323–1333 (1990)

    Article  Google Scholar 

  109. M. Agostinelli, J. Hicks, J. Xu, B. Woolery, K. Mistry, K. Zhang, et al., Erratic fluctuations of SRAM cache VMIN at the 90 nm process technology node, in Electron Devices Meeting, 2005. IEDM Technical Digest (IEEE International, 2005), pp. 655–658

    Google Scholar 

  110. M.S. Kim et al., Comparative area and parasitics analysis in FinFET and heterojunction vertical TFET standard cells. ACM J. Emerg. Technol. Comput. Syst. 4, 38 (2016)

    Google Scholar 

  111. N. Choudhary et al., Fabscalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, in International Symposium on Computer Architecture (ISCA) (2011), pp. 11–22

    Google Scholar 

  112. M.S. Kim, W. Cane-Wissing, J. Sampson, S. Datta, V. Narayanan, S.K. Gupta, Comparing energy, area, delay tradeoffs in going vertical with CMOS and asymmetric HTFETs, in 2015 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Montpellier (2015), pp. 303–308

    Google Scholar 

  113. D. Damjanovic, Hysteresis in piezoelectric and ferroelectric materials, in The Science of Hysteresis, ed. by I. Mayergoyz, G. Bertotti (Eds), vol. 3 (Elsevier, New York, 2005)

    Google Scholar 

  114. K.J. Kuhn, Reducing variation in advanced logic technologies: Approaches to process and design for manufacturability of nanoscale CMOS, in 2007 IEEE International Electron Devices Meeting, Washington, DC (2007), pp. 471–474

    Google Scholar 

  115. U.E. Avci, R. Rios, K. Kuhn, I.A. Young, Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic, in 2011 Symposium on VLSI Technology - Digest of Technical Papers, Honolulu, HI (2011), pp. 124–125

    Google Scholar 

  116. N. Damrongplasit, S.H. Kim, T.J.K. Liu, Study of random dopant fluctuation induced variability in the raised-Ge-source TFET. IEEE Electron Device Lett. 34(2), 184–186 (2013)

    Article  Google Scholar 

  117. S. Bampi, R. Reis, Challenges and emerging technologies for system integration beyond the end of the roadmap of Nano-CMOS, in VLSI-SoC: Technologies for Systems Integration Vol. 360 of the Series IFIP Advances in Information and Communication Technology (Springer, Hiedelberg, 2011), pp. 21–33

    Google Scholar 

  118. M.H. Ben Jamaa, Regular Nanofabrics in Emerging Technologies: Design and Fabrication Methods for Nanoscale Digital Circuits, vol 82, 1st edn. (Springer, Amsterdam, 2011)

    Book  Google Scholar 

  119. R. Compaño, L. Molenkamp, D.J. Paul, Roadmap for Nanoelectronics, in Future and Emerging Technologies. Microelectronics Advanced Research Initiative Melari Nano (2001)

    Google Scholar 

Download references

Acknowledgment

This work is supported in part by the Center for Low Energy Systems Technology (LEAST), one of the six SRC STARnet centers, sponsored by MARCO and DARPA, by NSF awards 1160483 (ASSIST), and NSF Expeditions in Computing Award-1317560.

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA, USA

    Xueqing Li, Moon Seok Kim, Sumitha George, John Sampson & Vijaykrishnan Narayanan

  2. Department of Electrical Engineering, The Pennsylvania State University, University Park, PA, USA

    Ahmedullah Aziz & Sumeet Gupta

  3. Department of Electrical Engineering, The University of Notre Dame, Notre Dame, IN, USA

    Matthew Jerry, Nikhil Shukla & Suman Datta

Authors
  1. Xueqing Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Moon Seok Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sumitha George
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Ahmedullah Aziz
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Matthew Jerry
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Nikhil Shukla
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. John Sampson
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Sumeet Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. Suman Datta
    View author publications

    You can also search for this author in PubMed Google Scholar

  10. Vijaykrishnan Narayanan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vijaykrishnan Narayanan .

Editor information

Editors and Affiliations

  1. IBM, Hopewell Junction, New York, USA

    Rasit O. Topaloglu

  2. Department of Electrical Engineering, Stanford University, Stanford, California, USA

    H.-S. Philip Wong

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Li, X. et al. (2019). Emerging Steep-Slope Devices and Circuits: Opportunities and Challenges. In: Topaloglu, R., Wong, HS. (eds) Beyond-CMOS Technologies for Next Generation Computer Design . Springer, Cham. https://doi.org/10.1007/978-3-319-90385-9_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-90385-9_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-90384-2

  • Online ISBN: 978-3-319-90385-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation