Circuit Vulnerabilities to Hardware Trojan at the Layout Level

  • Hassan Salmani


While the horizontal integrated circuit design process is extensively practiced, untrusted foundries can impose significant threats on the security of final products. A carefully-inserted extra circuitry as a Hardware Trojan in a circuit layout can interfere with circuit functionality under very rare circumstances with inconsiderable footprints. The fact necessitates comprehensive layout-level vulnerability analyses to evaluate the susceptibility of a circuit layout’s regions to hardware Trojan insertion. Further, there is a serious demand to metrics based on a circuit layout to quantify the possibility of hardware Trojan insertion in a specific region of layout.


  1. 1.
    ITC99 benchmarks. Accessed 22 Jan 2018
  2. 2.
    Synopsys 90nm generic library for teaching ic design. Accessed 22 Jan 2018
  3. 3.
    L. Wang, C. Wu, X. Wen, VLSI Test Principles and Architectures: Design for Testability. The Morgan Kaufmann Series in Systems on Silicon (Morgan Kaufmann Publishers, San Francisco, 2006)Google Scholar
  4. 4.
    Ethernet 10GE MAC.,xge_mac. Accessed 22 Jan 2018
  5. 5.
    Trust-HUB. Accessed 22 Jan 2018
  6. 6.
    R. Karri, J. Rajendran, K. Rosenfeld, M. Tehranipoor, Trustworthy hardware: identifying and classifying hardware Trojans. Computer 43(10), 39–46 (2010)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  • Hassan Salmani
    • 1
  1. 1.EECS DepartmentHoward UniversityWashington, DCUSA

Personalised recommendations