Instruction Execution Cycle and Cooperation of Processes

  • Ludwik Czaja
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 27)


This chapter contains an outline of structure and functioning of stand-alone internally controlled computer with sequential processor, as well as its functioning in a collection of such machines. The internal control means that program instructions (commands) and data, encoded (commonly nowadays) as sequences of bits, are located in the internal memory (RAM) and are fetched by the processor to its specific register.


communicationCommunication resourceResource processProcess Multiple Instruction [ Stream ] Single Data (MISD) algorithmAlgorithm 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. Carriero, N., & Gelernter, D. (1989). Linda in context. Communication of the ACM, 32(4), 444–458.CrossRefGoogle Scholar
  2. Carriero, N., Gelernter, D., & Leichter, J. (1986). Distributed data structures in linda, symposium on principles of programming languages ACM. Proc: ACM.Google Scholar
  3. Dijkstra, E. W. (1965). Cooperating sequential processes. Eindhoven, the Netherlands: Technological University.Google Scholar
  4. Dijkstra, E. W. (1968). Cooperating sequential processes. In F. Genuys (Ed.), The origin of concurrent programming (pp. 43–112). New York: Academic Press.Google Scholar
  5. Flynn, M. J. (1972). Some computer organizations and their effectiveness. IEEE Transactions on Computers, C–21(9), 948–960.Google Scholar
  6. Hoare, C. A. R. (1978). Communicating sequential processes. Communications of the ACM, 21(8), 666–677.CrossRefzbMATHGoogle Scholar
  7. Hoare, C. A. R. (1985). Communicating sequential processes. London: Prentice-Hall International.zbMATHGoogle Scholar
  8. Karp, R. M., & Ramachandran, V. (1990). Parallel algorithms for shared-memory machines. In J. Van Leeuwen (Ed.), Handbook of theoretical computer science (Vol. A). Elsevier.Google Scholar
  9. Kung, H. T., & Leiserson, C. E. (1979). Algorithms for VLSI processor arrays. In C. Mead, L. Conway (Eds.), Introduction to VLSI systems. Addison-Wesley.Google Scholar
  10. Petkov, N. (1992). Systolic parallel processing. North Holland Publishing Co.Google Scholar
  11. von Neumann, J. (1945). First draft of a report on the EDVAC.Google Scholar

Copyright information

© Springer International Publishing AG 2018

Authors and Affiliations

  • Ludwik Czaja
    • 1
    • 2
  1. 1.Vistula UniversityWarsawPoland
  2. 2.Institute of InformaticsUniversity of WarsawWarsawPoland

Personalised recommendations