Abstract
The chapter focuses on the trust issues in hardware intellectual property (IP) blocks – specially the scope of Trojan insertion in modern IPs, types of IP-level Trojan, and challenges in detecting them. The chapter starts with a discussion on the political and socioeconomic factors that made such a possibility, a reality. It also contains a brief history of the early developments in Trojan research done by DARPA in 2000s. A detailed taxonomy of Trojans and their operational behavior is presented to illustrate the wide range of possibilities associated with the deployment and action of a Trojan. A general discussion on detection techniques follows. Toward the latter half of the chapter two detection techniques specifically aimed for detecting Trojans at the IP level are discussed in detail. One of them is a “prevention technique,” while the other is a “detection technique.”
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
D. R. Collins, TRUST, A proposed plan for trusted integrated circuits, Government Microcircuit Applications and Critical Technology Conference, 2006, pp. 276–277
S. Adee, The hunt for the kill switch. IEEE Spectr. 45(5), 34–39 (2008)
S. Voloshynovskiy, S. Pereira, T. Pun, J.J. Eggers, J.K. Su, Attacks on digital watermarks: Classification, estimation based attacks, and benchmarks. IEEE Commun. Mag. 39(8), 118–126 (2001)
B. Gassend, D. Clarke, M. van Dijk, S. Devadas, Controlled physical random functions, IEEE Computer Security Applications Conference, 2002, pp. 149–160
J. Guajardo, S.S. Kumar, G.J. Schrijen, P. Tuyls, Physical unclonable functions and public-key crypto for FPGA IP protection, IEEE International Conference on Field Programmable Logic and Applications, 2007, pp. 189–195
V. Vivekraja, L. Nazhandali, Circuit-Level Techniques for Reliable Physically Uncloneable Functions, IEEE International Workshop on Hardware-Oriented Security and Trust, 2009, pp. 30–35
A. Maiti, R. Nagesh, A. Reddy, P. Schaumont, Physical unclonable function and true random number generator: a compact and scalable implementation, IEEE/ACM Great Lakes Symposium on VLSI, 2009, pp. 425–428
A. Maiti, P. Schaumont, Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators, IEEE Int Conf Field Program Logic Appl, 2009, pp. 703–707
S. Morozov, A. Maiti, P. Schaumont, An Analysis of Delay Based PUF Implementations on FPGA, International Symposium on Applied Reconfigurable Computing, Lecture Notes in Computer Science, 2010, pp. 382–387
X. Wang, M. Tehranipoor, J. Plusquellic, Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions, IEEE International Workshop on Hardware Oriented Security and Trust, 2008, pp. 15–22
D. Agarwal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, Trojan detection using IC fingerprinting, IEEE Symposium on Security and Privacy, 2007, pp. 296–310
M. Banga, M. Hsiao; VITAMIN: Voltage inversion technique to ascertain malicious insertions in ICs, IEEE International Workshop on Hardware Oriented Security and Trust, 2009, pp. 104–107
M. Banga, M. Hsiao, Odette: A Non-scan design-for-test methodology for Trojan detection in ICs, IEEE International Workshop on Hardware Oriented Security and Trust, 2011, pp. 18–23
R.S. Chakraborty, S. Bhunia, Hardware protection and authentication through netlist level obfuscation, IEEE/ACM International Conference on Computer-Aided Design, 2008, pp. 674–677
N.H.E. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. (Addison-Wesley, 2005)
J. Li, J. Lach, At-speed delay characterization for IC authentication and Trojan Horse detection, IEEE International Workshop on Hardware Oriented Security and Trust, 2008, pp. 8–14
Y. Jin, Y. Markis, Hardware Trojan detection using path delay fingerprint, IEEE International Workshop on Hardware Oriented Security and Trust, 2008, pp. 54–60
M. Banga, M. Hsiao, A Novel Sustained Vector Technique for the Detection of Hardware Trojans, IEEE International Conference on VLSI Design, 2009, pp. 327–332
M. Banga, M. Hsiao, A Region Based Approach for the detection of hardware Trojans, IEEE International Workshop on Hardware Oriented Security and Trust, 2008, pp. 43–50
X. Wang, H. Salmani, M. Tehranipoor, J. Plusquellic, Hardware Trojan detection and isolation using current integration and localized current analysis, IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008, pp. 87–95
M. Banga, M. Hsiao; Trusted RTL: Trojan Detection Methodology in Pre-Silicon Designs, IEEE International Workshop on Hardware Oriented Security and Trust, 2010, pp. 56–59
E. Love, Y. Jin, Y. Makris, Proof-carrying hardware intellectual property: A pathway to Trusterd module acquisition. IEEE Trans Inf Forensics Secur 7(1), 25–40 (2012)
Y. Jin, Y. Makris; Proof Carrying-Based Information Flow Tracking for Data Secrecy Protection and Hardware Trust, IEEE VLSI Test Symposium, 2012, pp. 252–257
INRIA, The Coq proof assistant Sept 2010 [Online]. Available: http://coq.inria.fr/
M. Bidmeshki, Y. Makris; VeriCoq: A Verilog-to-Coq Converter for Proof-Carrying Hardware Automation, IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 29–32
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Banga, M., Hsiao, M.S. (2018). Hardware IP Trust. In: Bhunia, S., Tehranipoor, M. (eds) The Hardware Trojan War. Springer, Cham. https://doi.org/10.1007/978-3-319-68511-3_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-68511-3_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-68510-6
Online ISBN: 978-3-319-68511-3
eBook Packages: EngineeringEngineering (R0)