Advertisement

Towards an Integrated Strategy to Preserve Digital Computing Performance Scaling Using Emerging Technologies

  • Dilip Vasudevan
  • Anastasiia Butko
  • George Michelogiannakis
  • David Donofrio
  • John Shalf
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 10524)

Abstract

With the decline and eventual end of historical rates of lithographic scaling, we arrive at a crossroad where synergistic and holistic decisions are required to preserve Moore’s law technology scaling. Numerous emerging technologies aim to extend digital electronics scaling of performance, energy efficiency, and computational power/density, ranging from devices (transistors), memories, 3D integration capabilities, specialized architectures, photonics, and others. The wide range of technology options creates the need for an integrated strategy to understand the impact of these emerging technologies on future large-scale digital systems for diverse application requirements and optimization metrics. In this paper, we argue for a comprehensive methodology that spans the different levels of abstraction – from materials, to devices, to complex digital systems and applications. Our approach integrates compact models of low-level characteristics of the emerging technologies to inform higher-level simulation models to evaluate their responsiveness to application requirements. The integrated framework can then automate the search for an optimal architecture using available emerging technologies to maximize a targeted optimization metric.

References

  1. 1.
    Aly, M.M.S., Gao, M., Hills, G., Lee, C.S., Pitner, G., Shulaker, M.M., Wu, T.F., Asheghi, M., Bokor, J., Franchetti, F., Goodson, K.E., Kozyrakis, C., Markov, I., Olukotun, K., Pileggi, L., Pop, E., Rabaey, J., Rè, C., Wong, H.S.P., Mitra, S.: Energy-efficient abundant-data computing: the N3XT 1,000x. Computer 48(12), 24–33 (2015)CrossRefGoogle Scholar
  2. 2.
    Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Aviienis, R., Wawrzynek, J., Asanovi, K.: Chisel: constructing hardware in a scala embedded language. In: DAC Design Automation Conference 2012, pp. 1212–1221 (2012)Google Scholar
  3. 3.
    Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The Gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1–7 (2011)CrossRefGoogle Scholar
  4. 4.
    Cavin, R.K., Lugli, P., Zhirnov, V.V.: Science and engineering beyond Moore’s law. In: Proceedings of the IEEE 100(Special Centennial Issue), pp. 1720–1749, May 2012Google Scholar
  5. 5.
    Esch, J.: Overview of beyond-CMOS devices and a uniform methodology for their benchmarking. Proc. IEEE 101(12), 2495–2497 (2013)CrossRefGoogle Scholar
  6. 6.
    Poremba, M., Mittal, S., Li, D., Vetter, J.S., Xie, Y.: DESTINY: a tool for modeling emerging 3d NVM and eDRAM caches. In: 2015 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1543–1546, March 2015Google Scholar
  7. 7.
    Saripalli, V., Mishra, A., Datta, S., Narayanan, V.: An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores. In: 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 729–734, June 2011Google Scholar
  8. 8.
    Shalf, J.M., Leland, R.: Computing beyond Moore’s law. Computer 48(12), 14–23 (2015)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  • Dilip Vasudevan
    • 1
  • Anastasiia Butko
    • 1
  • George Michelogiannakis
    • 1
  • David Donofrio
    • 1
  • John Shalf
    • 1
  1. 1.Computer Science DepartmentLawrence Berkeley National LabBerkeleyUSA

Personalised recommendations