Abstract
UPF based power aware (PA) verification adopts several power dissipation reduction techniques based on the target design implementation and UPF power specification or intent, as discussed in Chap. 2. These techniques introduce numerous and complex verification issues and challenges in the functional and structural aspects of the design. Such artifacts are completely nonexistent in a non-PA verification environment. For example, the power aware requirements may affect the design functionality in terms of power On-Off sequences, different modes of power operation, state or data preservation operations, data propagation, logic resolution, power state transitions, power state transition coverage, power state cross coverage, and more.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Khondkar, P. (2018). UPF Based Power Aware Dynamic Simulation. In: Low-Power Design and Power-Aware Verification. Springer, Cham. https://doi.org/10.1007/978-3-319-66619-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-66619-8_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-66618-1
Online ISBN: 978-3-319-66619-8
eBook Packages: EngineeringEngineering (R0)