Abstract
Multivoltage (MV) based power aware (PA) design verification and implementation methodologies require special power management attributes in libraries for standard, MV and Macro cells for two distinctive reasons. The first aspect is to provide power and ground (also bias) supply or PG-pin information, which is mandatory for PA verification. The second reason is to provide a distinctive attribute between a special power management MV cell and a regular standard cell. The special MV cells include isolation (ISO), level-shifters (LS), enable level-shifter (ELS), always-on buffers (AOB), feed through buffers or repeaters (RPT), diode clamps, retention flops (RFF), power switches (PSW), multi- and single- rail Macros. This Chapter describes the standard requirements of Power Aware or PG-pin libraries and provides modeling examples of the MV cells from UPF based PA verification perspective.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Khondkar, P. (2018). Power Aware Standardization of Library. In: Low-Power Design and Power-Aware Verification. Springer, Cham. https://doi.org/10.1007/978-3-319-66619-8_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-66619-8_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-66618-1
Online ISBN: 978-3-319-66619-8
eBook Packages: EngineeringEngineering (R0)