Two-Step Open-Loop VCO-Based ADC
As seen in Chap. 1, for both wireline and wireless communications, new standards always require larger data rates and signal bandwidths, e.g. VDSL2 and WLAN 802.11n are expected to extend their analog bandwidths to 30 MHz and 40 MHz respectively.
- 1.H. van der Ploeg, R. Remmers, A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-\(\upmu \)m CMOS. Solid-State Circuits, IEEE J. 34(12), 1803–1811 (1989)Google Scholar
- 3.X. Xing, P. Gao, G. Gielen, A 40 MHz-BW two-step open-loop VCO-based ADC with 42fJ/step FoM in 40 nm CMOS, in Proceedings of IEEE ESSCIRC, (Bucharest, Romania, 2013), pp. 327–330Google Scholar
- 5.M. Park, M.H. Perrott, A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time \(\Delta \Sigma \) ADC with VCO-based integrator and quantizer implemented in 0.13 \(\upmu \)m CMOS. Solid-State Circuits, IEEE J. 44(12), 3344–3358 (2009)Google Scholar
- 6.K. Reddy, S. Rao, R. Inti, B. Young, A. Elshazly, M. Talegaonkar, P.K. Hanumolu, A 16-mW 78-dB SNDR 10-MHz BW CT \(\Delta \Sigma \) ADC using residue-cancelling VCO-based quantizer. Solid-State Circuits, IEEE J. 47(12), 2916–2927 (2012)Google Scholar