CT DSM ADCs with VCO-Based Quantization

Part of the Signals and Communication Technology book series (SCT)


Ever higher data rates in both wireless and wireline communications lead to an ongoing increase in signal bandwidths. In receiver chains, the variable gain amplifiers (VGAs) and the automatic gain control loops (AGCs) can be relaxed or even be removed if the dynamic range (DR) of the following analog-digital converter (ADC) is high enough, simplifying the analog front-end by (Silva et al. IEEE J Solid-State Circuits 42(5):1076–1089 (2007), [1]).


  1. 1.
    P.G.R. Silva, L.J. Breems, K.A.A. Makinwa, R. Roovers, J.H. Huijsing, An IF-to-baseband Sigma-Delta modulator for AM/FM/IBOC radio receivers with a 118 dB dynamic range. IEEE J. Solid-State Circuits 42(5), 1076–1089 (2007)Google Scholar
  2. 2.
    L.J. Breems, R. Rutten, R.H.M. van Veldhoven, G. van der Weide, A 56-mW continuous-time quadrature cascaded modulator with 77-dB DR in a near zero-IF 20 MHz band. IEEE J. Solid-State Circuits 42(12), 2696–2705 (2007)CrossRefGoogle Scholar
  3. 3.
    G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A 20-mW 640-MHz CMOS continuous-time ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB. IEEE J. Solid-State Circuits 41(12), 2641–2649 (2006)CrossRefGoogle Scholar
  4. 4.
    F. Gerfers, M. Ortmanns, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations (Springer, Berlin, 2006)Google Scholar
  5. 5.
    Y. Ke, Design of reconfigurable A/D converter for 4G radios. Ph.D. thesis, KU Leuven, Heverlee, Belgium, 2011Google Scholar
  6. 6.
    X. Xing, M. De Bock, P. Rombouts, G. Gielen, A 40 MHz 12 bit 84.2 dB-SFDR continuous-time Delta-Sigma modulator in 90 nm CMOS, in 2011 IEEE Asian Solid State Circuits Conference (A-SSCC) (2011), pp. 249–252Google Scholar
  7. 7.
    X. Xing, G. Gielen, 40 MHz-BW continuous-time \(\varDelta \varSigma \) modulator with capacitive local feedback and current-sharing OTA. Electron. Lett. 49(9), 585–586 (2013)CrossRefGoogle Scholar
  8. 8.
    M. Bolatkale, L.J. Breems, R. Rutten, K.A.A. Makinwa, A 4 GHz CT ADC with 70 dB DR and \(-74\) dBFS THD in 125 MHz BW, in 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (2011), pp. 470–472Google Scholar
  9. 9.
    G. Cauwenberghs, G.C. Temes, Adaptive digital correction of analog errors in MASH ADCs I. Off-line and blind on-line calibration. IEEE Trans. Circuits Syst. II Analog Digit. Sig. Process. 47(7), 621–628 (2000)CrossRefGoogle Scholar
  10. 10.
    M. Park, M.H. Perrott, A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time \(\varDelta \varSigma \) ADC with VCO-based integrator and quantizer implemented in 0.13 \(\upmu \)m CMOS. IEEE J. Solid-State Circuits 44(12), 3344–3358 (2009)Google Scholar
  11. 11.
    J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion Delta-Sigma ADC topology. Electron. Lett. 37(12), 737–738 (2001)CrossRefGoogle Scholar
  12. 12.
    Z. Chang, D. Haspeslagh, J. Verfaillie, A highly linear CMOS Gm-C bandpass filter with on-chip frequency tuning. IEEE J. Solid-State Circuits 32(3), 388–397 (1997)CrossRefGoogle Scholar
  13. 13.
    M.Z. Straayer, M.H. Perrott, A 12-bits, 10-MHz bandwidth, continuous-time Delta-Sigma ADC with a 5-bits, 950-MS/s VCO-based quantizer. IEEE J. Solid-State Circuits 43(4), 805–814 (2008)CrossRefGoogle Scholar
  14. 14.
    Z. Li, T.S. Fiez, A 14 bit continuous-time Delta-Sigma A/D modulator with 2.5 MHz signal bandwidth. IEEE J. Solid-State Circuits 42(9), 1873–1883 (2007)Google Scholar
  15. 15.
    R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley, New York, 2005)Google Scholar
  16. 16.
    M. De Bock, X. Xing, L. Weyten, G. Gielen, P. Rombouts, Calibration of DAC mismatch errors in \(\varSigma \varDelta \) ADCs based on a sine-wave measurement. IEEE Trans. Circuits Syst. II Express Briefs 60(9), 567–571 (2013)CrossRefGoogle Scholar
  17. 17.
    R.G.H. Eschauzier, L.P.T. Kerklaan, J.H. Huijsing, A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure. IEEE J. Solid-State Circuits 27(12), 1709–1717 (1992)CrossRefGoogle Scholar
  18. 18.
    T. Wu, C. Jih, J. Chen, C. Wu, A low glitch 10-bit 75-MHz CMOS video D/A converter. IEEE J. Solid-State Circuits 30(1), 68–72 (1995)Google Scholar

Copyright information

© Springer International Publishing AG 2018

Authors and Affiliations

  1. 1.Graduate School at ShenzhenTsinghua UniversityShenzhenChina
  2. 2.Zhongguancun Dongsheng Technology ParkAnalog Devices, Inc.BeijingChina
  3. 3.Departement Elektrotechniek, ESAT-MICASKatholieke Universiteit LeuvenLeuvenBelgium

Personalised recommendations