Application of Multi-core Architecture to the MPDRoot Package for the Task ToF Events Reconstruction

  • Oleg IakushkinEmail author
  • Anna Fatkina
  • Alexander Degtyarev
  • Valery Grishkin
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 10408)


In this article, we propose an approach that allows acceleration of the Time-of-Flight (ToF) event reconstruction algorithm implementation, which is a part of the Multi Purpose Detector (MPD) Root application.

Work on the algorithm was carried out in several stages: the program was assembled on the target devices (Intel Xeon E5-2690v3 and E5-2695 v2); Profiling via Valgrind was performed; We selected a code snippet whose execution takes the longest time; Several algorithms for parallelizing code were investigated and the optimal strategy of code enhancement for the equipment in question was implemented.

Modification of the selected code fragment was carried out using the OpenMP standard. It is widely used in scientific applications, including the reconstruction of events in the PANDA experiment, and has proven to be useful for work in Multi-Core architecture. The standard is supported by the GCC compiler used to build the MpdRoot framework, which makes it possible to integrate this technology into a fragment of the MpdRoot package without changing the structure or build options of the framework.

Due to our optimizations, the algorithm was accelerated on Multi-Core architectures at hand. Paper depicts the direct dependence of the accelerated fragment execution time to the amount of given cores for a given amount of input data. Tests were conducted on the nodes of the heterogeneous cluster JINR “HybriLIT” and cloud node Windows Azure NC12. The paper analyzes the possibilities of optimizing the code for Intel Xeon Phi coprocessors and the problems that we encountered while trying to implement these optimizations.


ToF MPD Parallel computing OpenMP Reconstruction 



This research was partially supported by Russian Foundation for Basic Research grant (projects no. 16-07-01113 and no. 16-07-00886). Microsoft Azure for Research Award ( as well as the resource center “Computer Center of SPbU” ( provided computing resources. The authors would like to acknowledge the Reviewers for the valuable recommendations that helped in the improvement of this paper.


  1. 1.
    Al-Turany, M., Bertini, D., Karabowicz, R., Kresan, D., Malzacher, P., Stockmanns, T., Uhlig, F.: The FairRoot framework. J. Phys. Conf. Ser. 396, 022001 (2012). IOP PublishingCrossRefGoogle Scholar
  2. 2.
    Bogdanov, A.V., Degtyarev, A., Stankova, E.N.: Example of a potential grid technology application in shipbuilding. In: 2007 International Conference on Computational Science and its Applications (ICCSA 2007), pp. 3–8 (2007)Google Scholar
  3. 3.
    Brun, R., Rademakers, F.: Root an object oriented data analysis framework. Nucl. Instrum. Methods Phys. Res. Sec. A: Accelerators, Spectrometers, Detectors and Associated Equipment 389(1), 81–86 (1997)CrossRefGoogle Scholar
  4. 4.
    Chao, A., Mess, K., Tigner, M., Zimmermann, F.: Handbook of Accelerator Physics and Engineering. World Scientific Publishing Company (2013)Google Scholar
  5. 5.
    Chrysos, G.: Intel\(^{\textregistered }\) xeon phi coprocessor-the architecture. Intel Whitepaper 176 (2014)Google Scholar
  6. 6.
    Fatkina, A., Iakushkin, O., Tikhonov, N.: Application of GPGPUs and multicore CPUS in optimization of some of the MpdRoot codes. In: 25th Russian Particle Accelerator Conference (RuPAC 2016), St. Petersburg, Russia, 21–25 November 2016, pp. 416–418. JACOW, Geneva (2017)Google Scholar
  7. 7.
    Gankevich, I., Gaiduchok, V., Gushchanskiy, D., Tipikin, Y., Korkhov, V., Degtyarev, A., Bogdanov, A., Zolotarev, V.: Virtual private supercomputer: design and evaluation. In: Ninth International Conference on Computer Science and Information Technologies Revised Selected Papers, pp. 1–6, September 2013Google Scholar
  8. 8.
    Gankevich, I., Korkhov, V., Balyan, S., Gaiduchok, V., Gushchanskiy, D., Tipikin, Y., Degtyarev, A., Bogdanov, A.: Constructing virtual private supercomputer using virtualization and cloud technologies. In: Murgante, B., Misra, S., Rocha, A.M.A.C., Torre, C., Rocha, J.G., Falcão, M.I., Taniar, D., Apduhan, B.O., Gervasi, O. (eds.) ICCSA 2014. LNCS, vol. 8584, pp. 341–354. Springer, Cham (2014). doi: 10.1007/978-3-319-09153-2_26 Google Scholar
  9. 9.
    Grishkin, V., Iakushkin, O.: Middleware transport architecture monitoring: topology service. In: 2014 20th International Workshop on Beam Dynamics and Optimization (BDO), pp. 1–2 (2014)Google Scholar
  10. 10.
    Iakushkin, O.: Cloud middleware combining the functionalities of message passing and scaling control. In: EPJ Web of Conferences, vol. 108 (2016)Google Scholar
  11. 11.
    Iakushkin, O., Grishkin, V.: Messaging middleware for cloud applications: extending brokerless approach. In: 2014 2nd International Conference on Emission Electronics (ICEE), pp. 1–4 (2014)Google Scholar
  12. 12.
    Iakushkin, O., Sedova, O., Valery, G.: Application control and horizontal scaling in modern cloud middleware. In: Gavrilova, M.L., Tan, C.J.K. (eds.) Transactions on Computational Science XXVII. LNCS, vol. 9570, pp. 81–96. Springer, Heidelberg (2016). doi: 10.1007/978-3-662-50412-3_6 CrossRefGoogle Scholar
  13. 13.
    Iakushkin, O., Grishkin, V.: Unification of control in P2P communication middleware: towards complex messaging patterns. AIP Conf. Proc. 1648(1), 040004 (2015)CrossRefGoogle Scholar
  14. 14.
    Iakushkin, O., Shichkina, Y., Sedova, O.: Petri nets for modelling of message passing middleware in cloud computing environments. In: Gervasi, O., Murgante, B., Misra, S., Rocha, A.M.A.C., Torre, C., Taniar, D., Apduhan, B.O., Stankova, E., Wang, S. (eds.) ICCSA 2016. LNCS, vol. 9787, pp. 390–402. Springer, Cham (2016). doi: 10.1007/978-3-319-42108-7_30 CrossRefGoogle Scholar
  15. 15.
    Jeffers, J., Reinders, J.: Intel Xeon Phi Coprocessor High Performance Programming. Elsevier Science, Boston (2013)Google Scholar
  16. 16.
    Kisel, I.: Scientific and high-performance computing at fair. In: EPJ Web of Conferences, vol. 95, p. 01007. EDP Sciences (2015)Google Scholar
  17. 17.
    OpenMP Architecture Review Board: OpenMP application program interface version 4.0 (2013).
  18. 18.
    Rahman, R.: Intel\(^{\textregistered }\) Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers. Expert’s Voice in Microprocessors. Apress (2013)Google Scholar
  19. 19.
    Shichkina, Y., Degtyarev, A., Gushchanskiy, D., Iakushkin, O.: Application of optimization of parallel algorithms to queries in relational databases. In: Gervasi, O., Murgante, B., Misra, S., Rocha, A.M.A.C., Torre, C., Taniar, D., Apduhan, B.O., Stankova, E., Wang, S. (eds.) ICCSA 2016. LNCS, vol. 9787, pp. 366–378. Springer, Cham (2016). doi: 10.1007/978-3-319-42108-7_28 CrossRefGoogle Scholar
  20. 20.
    Sodani, A., Gramunt, R., Corbal, J., Kim, H.S., Vinod, K., Chinthamani, S., Hutsell, S., Agarwal, R., Liu, Y.C.: Knights landing: second-generation intel xeon phi product. IEEE Micro 36(2), 34–46 (2016)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  • Oleg Iakushkin
    • 1
    Email author
  • Anna Fatkina
    • 1
  • Alexander Degtyarev
    • 1
  • Valery Grishkin
    • 1
  1. 1.Saint-Petersburg State UniversitySt. PetersburgRussia

Personalised recommendations