Skip to main content
SpringerLink
Log in

3D Integrated Circuits Layout Optimization Game

  • Conference paper
  • First Online:
Artificial Intelligence and Soft Computing (ICAISC 2017)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 10246))

Included in the following conference series:

Abstract

This paper is devoted to the original approach to block-level 3D IC layout design. The circuit components are modeled as autonomous mobile agents that explore their virtual world in order to find a globally near-optimal layout solution. The search space is defined by geometry features, wire connections, goals and constraints of the design task. The approach is illustrated by the example application to one of the MCNC benchmark circuits and implemented using Godot.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Berseth, G., Kapadia, M., Haworth, B., Faloutsos, P.: SteerFit: automated parameter fitting for steering algorithms. In: Proceedings of the ACM SIGGRAPH/Eurographics Symposium on Computer Animation (SCA 2014), Eurographics Association, Aire-la-Ville, Switzerland, pp. 113–122 (2015)

    Google Scholar 

  2. Chen, T.C., Chang, Y.W.: Modern floorplanning based on B*-tree and fast simulated annealing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(4), 637–650 (2006)

    Article  Google Scholar 

  3. Donikian, S., Rutten, E.: Reactivity, concurrency, data-flow and hierarchical preemption for behavior animation. In: Veltkamp, R.C., Blake, E.H. (eds.) Programming Paradigms in Graphics. Eurographics Collection. Springer, Vienna (1995)

    Google Scholar 

  4. Dong, X., Xie, Y.: System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). In: Proceedings of the 2009 Asia and South Pacific Design Automation Conference (ASP-DAC 2009), pp. 234–241 , IEEE Press, Piscataway, NJ, USA, (2009)

    Google Scholar 

  5. Fiduccia, C.M., Mattheyses, R.M.: A Linear-time heuristic for improving network partitions. In: DAC, pp. 175–181 (1982)

    Google Scholar 

  6. Godot: An advanced, feature-packed, multi-platform 2D and 3D open source game engine (2016). https://godotengine.org/. Accessed Dec 2016

  7. Grzesiak-Kopeć, K., Ogorzałek, M.: Computer-aided 3D ICs layout design. Comput. Aided Des. Appl. 11(3), 318–325 (2014)

    Article  Google Scholar 

  8. Grzesiak-Kopeć, K., Oramus, P., Ogorzałek, M.: Using shape grammars and extremal optimization in 3D IC layout design. Microelectron. Eng. 148, 80–84 (2015)

    Article  Google Scholar 

  9. Joselli, M., Passos, E.B., Zamith, M., Clua, E., Montenegro, A., Feijó, B.: A neighborhood grid data structure for massive 3D crowd simulation on GPU. In: 2009 VIII Brazilian Symposium on Games and Digital Entertainment, pp. 121–131 (2009)

    Google Scholar 

  10. Kahng, A.B., Lienig, J., Markov, I.L., Hu, J.: VLSI Physical Design: From Graph Partitioning to Timing Closure. Springer Publishing Company Inc., Heidelberg (2011)

    Book  MATH  Google Scholar 

  11. Kernighan, B.W., Lin, S.: An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49(2), 291–307 (1970)

    Article  MATH  Google Scholar 

  12. MCNC: The MCNC set of benchmark circuits (2015). http://lyle.smu.edu/~manikas/Benchmarks/MCNC_Benchmark_Netlists.html. Accessed June 2015

  13. Millington, I., Funge, J.: Artificial Intelligence for Games, 2nd edn. Morgan Kaufmann Publishers Inc., San Francisco (2009)

    Google Scholar 

  14. Murata, H., Fujiyoshi, K., Nakatake, S.: VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 15(12), 1518–1524 (1996)

    Article  Google Scholar 

  15. Nathan, A., Barbosa, V.C.: V-like formations in flocks of artificial birds. Artif. life 14(2), 179–188 (2008)

    Article  Google Scholar 

  16. Obermeier, B., Johannes, F.M.: Temperature-aware global placement. In: Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASP-DAC 2004), pp. 143–148, IEEE Press, Piscataway, NJ, USA, (2004)

    Google Scholar 

  17. Reynolds, C.: Steering behaviors for autonomous characters. In: Game Developers Conference, pp. 763–782 (1999)

    Google Scholar 

  18. Rhines, W.: 3D IC design challenges. In: GSA Memory Conference, San Jose, CA (2011)

    Google Scholar 

  19. Thalmann, D., Musse, S.R.: Crowd Simulation, 2nd edn. Springer, Heidelberg (2013)

    Book  Google Scholar 

  20. Wooldridge, M.J., Jennings, N.R.: Intelligent agents: theory and practice. Knowl. Eng. Rev. 10(2), 115–152 (1995)

    Article  Google Scholar 

  21. Wooldridge, M.J.: Intelligent Agents, Multiagent Systems: A Modern Approach to Distributed Artificial Intelligence. MIT Press, Cambridge (1999)

    Google Scholar 

  22. Zhang, H.: The optimality of naive bayes. In: FLAIRS Conference (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Information Technologies, Jagiellonian University in Krakow, Krakow, Poland

    Katarzyna Grzesiak-Kopeć, Leszek Nowak & Maciej Ogorzałek

Authors
  1. Katarzyna Grzesiak-Kopeć
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Leszek Nowak
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Maciej Ogorzałek
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Katarzyna Grzesiak-Kopeć .

Editor information

Editors and Affiliations

  1. Częstochowa University of Technology, Częstochowa, Poland

    Leszek Rutkowski

  2. Częstochowa University of Technology, Częstochowa, Poland

    Marcin Korytkowski

  3. Częstochowa University of Technology, Częstochowa, Poland

    Rafał Scherer

  4. AGH University of Science and Technology, Kraków, Poland

    Ryszard Tadeusiewicz

  5. University of California, Berkeley, California, USA

    Lotfi A. Zadeh

  6. University of Louisville, Louisville, Kentucky, USA

    Jacek M. Zurada

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this paper

Cite this paper

Grzesiak-Kopeć, K., Nowak, L., Ogorzałek, M. (2017). 3D Integrated Circuits Layout Optimization Game. In: Rutkowski, L., Korytkowski, M., Scherer, R., Tadeusiewicz, R., Zadeh, L., Zurada, J. (eds) Artificial Intelligence and Soft Computing. ICAISC 2017. Lecture Notes in Computer Science(), vol 10246. Springer, Cham. https://doi.org/10.1007/978-3-319-59060-8_40

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-59060-8_40

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-59059-2

  • Online ISBN: 978-3-319-59060-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation