Skip to main content

Abstract

In the 1970s, the Electronics Research Laboratory of the University of California, Berkeley developed the Simulation Program with Integrated Circuit Emphasis (SPICE) , which is a general-purpose integrated circuit (IC) simulator that can be used to check the integrity of circuit designs and predict circuit behaviors at the transistor level.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Nagel, L.W.: SPICE 2: A computer program to simulate semiconductor circuits. Ph.D. thesis, University of California, Berkeley (1975)

    Google Scholar 

  2. Paul, C.: Fundamentals of Electric Circuit Analysis, 1st edn. Wiley, Manhattan, US (2001)

    Google Scholar 

  3. Ho, C.W., Ruehli, A.E., Brennan, P.A.: The modified nodal approach to network analysis. IEEE Trans. Circuits Syst. 22(6), 504–509 (1975)

    Article  Google Scholar 

  4. Süli, E., Mayers, D.F.: An Introduction to Numerical Analysis, 2nd edn. Cambridge University Press, England (2003)

    Book  MATH  Google Scholar 

  5. Turing, A.M.: Rounding-off errors in matrix processes. Q. J. Mech. Appl. Math. 1(1), 287–308 (1948)

    Article  MathSciNet  MATH  Google Scholar 

  6. Davis, T.A.: Direct Methods for Sparse Linear Systems, 1st edn. Society for Industrial and Applied Mathematics, US (2006)

    Google Scholar 

  7. Saad, Y.: Iterative Methods for Sparse Linear Systems, 2nd edn. Society for Industrial and Applied Mathematics, Boston, US (2004)

    Google Scholar 

  8. Ye, Z., Wu, B., Han, S., Li, Y.: Time-domain segmentation based massively parallel simulation for ADCs. In: Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE, pp. 1–6 (2013)

    Google Scholar 

  9. Corporation, Cadence: accelerating analog simulation with full spice accuracy. Cadence Corporation. Technical report (2008)

    Google Scholar 

  10. Daniels, R., Sosen, H.V., Elhak, H.: Accelerating analog simulation with HSPICE precision parallel technology. Synopsys Corporation, Technical report (2010)

    Google Scholar 

  11. Li, Z., Shi, C.J.R.: A quasi-Newton preconditioned Newton-Krylov method for robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings. In: Asia and South Pacific Conference on Design Automation 2006, pp. 402–407 (2006)

    Google Scholar 

  12. Li, Z., Shi, C.J.R.: A quasi-Newton preconditioned Newton - Krylov Method for Robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 25(12), 2868–2881 (2006)

    Article  Google Scholar 

  13. Kapre, N., DeHon, A.: Performance comparison of single-precision SPICE model-evaluation on FPGA, GPU, cell, and multi-core processors. In: 2009 International Conference on Field Programmable Logic and Applications, pp. 65–72 (2009)

    Google Scholar 

  14. Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities. In: Proceedings of the April 18-20, 1967, Spring Joint Computer Conference, pp. 483–485 (1967)

    Google Scholar 

  15. Chen, X., Wu, W., Wang, Y., Yu, H., Yang, H.: An EScheduler-based data dependence analysis and task scheduling for parallel circuit simulation. IEEE Trans. Circuits Syst. II: Express Briefs, 58(10), 702–706 (2011)

    Article  Google Scholar 

  16. Chen, X., Wang, Y., Yang, H.: An adaptive LU factorization algorithm for parallel circuit simulation. In: Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific, pp. 359–364 (2012)

    Google Scholar 

  17. Chen, X., Wang, Y., Yang, H.: NICSLU: an adaptive sparse matrix solver for parallel circuit simulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32(2), 261–274 (2013)

    Article  Google Scholar 

  18. Chen, X., Wang, Y., Yang, H.: A fast parallel sparse solver for SPICE-based circuit simulators. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2015, pp. 205–210 (2015)

    Google Scholar 

  19. Chen, X., Xia, L., Wang, Y., Yang, H.: Sparsity-oriented sparse solver design for circuit simulation. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2016, pp. 1580–1585 (2016)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Xiaoming Chen .

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this chapter

Cite this chapter

Chen, X., Wang, Y., Yang, H. (2017). Introduction. In: Parallel Sparse Direct Solver for Integrated Circuit Simulation. Springer, Cham. https://doi.org/10.1007/978-3-319-53429-9_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-53429-9_1

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-53428-2

  • Online ISBN: 978-3-319-53429-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics