Abstract
This paper introduces mathematical formalism for Spatial Pooler (SP) of Hierarchical Temporal Memory (HTM) with a spacial consideration for its hardware implementation. Performance of HTM network and its ability to learn and adjust to a problem at hand is governed by a large set of parameters. Most of parameters are codependent which makes creating efficient HTM-based solutions challenging. It requires profound knowledge of the settings and their impact on the performance of system. Consequently, this paper introduced a set of formulas which are to facilitate the design process by enhancing tedious trial-and-error method with a tool for choosing initial parameters which enable quick learning convergence. This is especially important in hardware implementations which are constrained by the limited resources of a platform.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Ahmad, S., Hawkins, J.: Properties of sparse distributed representations and their application to hierarchical temporal memory. arXiv preprint arXiv:1503.07469 (2015)
Ahmad, S., Hawkins, J.: How do neurons operate on sparse distributed representations? A mathematical theory of sparsity, neurons and active dendrites. arXiv preprint arXiv:1601.00720 (2016)
Bengio, Y., Courville, A., Vincent, P.: Representation learning: a review and new perspectives. IEEE Trans. Pattern Anal. Mach. Intell. 35(8), 1798–1828 (2013)
Chen, X., Wang, W., Li, W.: An overview of hierarchical temporal memory: a new neocortex algorithm. In: 2012 Proceedings of International Conference on Modelling, Identification and Control (ICMIC), pp. 1004–1010. IEEE (2012)
Cui, Y., Surpur, C., Ahmad, S., Hawkins, J.: Continuous online sequence learning with an unsupervised neural network model. arXiv preprint arXiv:1512.05463 (2015)
Liu, Q., Huang, Z., Hu, F.: Accelerating convolution-based detection model on GPU. In: 2015 International Conference on Estimation, Detection and Information Fusion (ICEDIF), pp. 61–66. IEEE (2015)
Mnatzaganian, J., Fokoué, E., Kudithipudi, D.: A mathematical formalization of hierarchical temporal memory cortical learning algorithm’s spatial pooler. arXiv preprint arXiv:1601.06116 (2016)
Mountcastle, V.B.: The columnar organization of the neocortex. Brain 120(4), 701–722 (1997)
Pietron, M., Wielgosz, M., Wiatr, K.: Parallel implementation of spatial pooler in hierarchical temporal memory. In: 8th International Conference on Agents and Artificial Intelligence (ICAART), pp. 346–353 (2016)
Thomas, D., Luk, W.: FPGA accelerated simulation of biologically plausible spiking neural networks. In: 17th IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009, pp. 45–52. IEEE (2009)
Woodbeck, K., Roth, G., Chen, H.: Visual cortex on the GPU: biologically inspired classifier and feature descriptor for rapid recognition. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops, CVPRW 2008, pp. 1–8. IEEE (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing AG
About this paper
Cite this paper
Pietroń, M., Wielgosz, M., Wiatr, K. (2016). Formal Analysis of HTM Spatial Pooler Performance Under Predefined Operation Conditions. In: Flores, V., et al. Rough Sets. IJCRS 2016. Lecture Notes in Computer Science(), vol 9920. Springer, Cham. https://doi.org/10.1007/978-3-319-47160-0_36
Download citation
DOI: https://doi.org/10.1007/978-3-319-47160-0_36
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-47159-4
Online ISBN: 978-3-319-47160-0
eBook Packages: Computer ScienceComputer Science (R0)