Skip to main content

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 522))

  • 984 Accesses

Abstract

The problem of mapping the read-only memory program models, being the components of the application-specific processors, into the programmable logical integral circuit architecture will be considered. The existing approaches to the data compression in the read-only memory devices are analyzed and, alternatively, a new approach is suggested allowing a high degree of compression to be achieved and the FPGA resources to be used more rationally.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Welch, T.A.: A technique for high-performance data compression. Computer 6(17), 8–19 (1984)

    Article  Google Scholar 

  2. Huffman, D.A.: A Method for the construction of minimum-redundancy codes. In: Proceedings of the I.R.E., pp. 1098–1102, September 1952

    Google Scholar 

  3. Zhou, X., Ito, Y., Nakano, K.: An Efficient Implementation of LZW Decompression Using Block RAMs in the FPGA (Preliminary Version). Bull. Network. Comput. Syst. Softw—www.bncss.org, 5(1), 12–19 (2016). ISSN 2186–5140

  4. Acasandrei, L., Neag, M.: Fast parallel Huffman decoder For FPGA implementation. Acta Technica Napocensis: Electron Telecommun. 49(1) (2008)

    Google Scholar 

  5. Chameleon—ASIC Design Automatic Generation Tool. Retrieved: May 30, 2016, from http://www.intron-innovations.com/?p=sld_chame

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Viktor Melnyk .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this paper

Cite this paper

Melnyk, V., Lopit, I. (2017). Optimization of Read-Only Memory Program Models Mapping into the FPGA Architecture. In: Grzech, A., Świątek, J., Wilimowska, Z., Borzemski, L. (eds) Information Systems Architecture and Technology: Proceedings of 37th International Conference on Information Systems Architecture and Technology – ISAT 2016 – Part II. Advances in Intelligent Systems and Computing, vol 522. Springer, Cham. https://doi.org/10.1007/978-3-319-46586-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-46586-9_3

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-46585-2

  • Online ISBN: 978-3-319-46586-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics