Modelling of Systems Using a Time-Triggered Ethernet

  • Kirill Nikishin
  • Nicolas Konnov
  • Dmitry Pashchenko
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 638)


This article describes the real time imitation model of Time-Triggered Ethernet. The model allows us to analyze the algorithm of functioning of a main parts system (synchronization of a global time block, the communication channel, the switch, the client). The model is created using mathematical modeling language hierarchical time colored Petri net and CPN Tools package. The authors propose verification rules for describing the fullness of the work of Time-Triggered Ethernet.


Embedded systems Distributed real-time systems Time-Triggered Ethernet Verification Petri nets CPN tools 



This article was written as part of the Federal Targeted Programme “Research and development in priority areas of elaboration of the science and technology complex of Russia for 2014–2020” (agreement of 06.19.2014 14.574.21.0045 UIN: RFMEFI57414X0045).


  1. 1.
    Kopetz, H.: Real-Time Systems: Design Principles for Distributed Embedded Applications. Springer, Heidelberg (2011)CrossRefMATHGoogle Scholar
  2. 2.
    Kopetz, H., Bauer, G.: The time-triggered architecture. In: Proceedings of the IEEE, pp. 112–126 (2003)Google Scholar
  3. 3.
    Kopetz, H., Ademaj, A., Grillinger, P., Steinhammer, K.: The time-triggered Ethernet (TTE) design. In: Proceedings of 8th IEEE International Symposium on Object-oriented Real-time Distributed Computing (ISORC), Seattle, Washington, D.C., May 2005Google Scholar
  4. 4.
    Grillinger, P., Ademaj, A., Steinhammer, K., Kopetz, H.: Software implementation of a time-triggered Ethernet controller. In: Proceedings of IEEE International Workshop on Factory Communication Systems (2006)Google Scholar
  5. 5.
    Steinhammer, K., Grillinger, P., Ademaj, A., Kopetz, H.: A time-triggered Ethernet (TTE) switch. In: Design, Automation and Test in Europe (2006)Google Scholar
  6. 6.
    Zhang, Z., Koutsoukos, X.: Modeling time-triggered Ethernet in systemC/TLM for virtual prototyping of cyber-physical systems. In: Schirner, G., Götz, M., Rettberg, A., Zanella, M.C., Rammig, F.J. (eds.) IESS 2013. IFIP AICT, vol. 403, pp. 318–330. Springer, Heidelberg (2013)CrossRefGoogle Scholar
  7. 7.
    Brau, G., Pagetti, C.: TTEthernet-based architecture simulation with Ptolemy II. In: 6th Junior Researcher Workshop on Real-Time Computing, France, pp. 29–32 (2012)Google Scholar
  8. 8.
    Steinhammer, K., Ademaj, A.: Hardware implementation of the time-triggered Ethernet controller. In: Rettberg, A., Zanella, M.C., Dömer, R., Gerstlauer, A., Rammig, F.J. (eds.) Embedded System Design: Topics, Techniques and Trends. IFIP, vol. 231, pp. 325–338. Springer, New York (2007)CrossRefGoogle Scholar
  9. 9.
    Zhang, Z., Eyisi, E., Koutsoukos, X., Porter, J., Karsai, G., Sztipanovits, J.: A co-simulation framework for design of time-triggered automotive cyber physical systems. In: Simulation Modelling Practice and Theory, vol. 43, pp. 16–33 (2014)Google Scholar
  10. 10.
    Nikishin, K.: The perspective of using the technology of Time-Triggered Ethernet. Actual Directions of Scientific Researches of the XXI Century: Theory and Practice. vol. 3, no. 8–1(19–1), pp. 90–92 (2015). Voronezh, 442 pagesGoogle Scholar
  11. 11.
    Jensen, K., Kristensen, L.: Coloured Petri Nets: Modelling and Validation of Concurrent Systems. Springer, Heidelberg (2009)CrossRefMATHGoogle Scholar
  12. 12.
    Kizilov, E., Konnov, N., Nikishin, K., Pashchenko, D., Trokoz, D.: Scheduling queues in the Ethernet switch, considering the waiting time of frames/MATEC Web of Conferences, vol. 44, Pages 01011-p.1-01011-p (2016)Google Scholar
  13. 13.
    Kizilov, E., Konnov, N., Pashchenko, D., Trokoz, D.: Modeling of QoS in the industrial Ethernet switches. In: 2015 The 5th International Workshop on Computer Science and Engineering-Information Processing and Control Engineering (WCSE 2015-IPCE), Moscow, Russia, 15–17 April 2015, pp. 185–190 (2015)Google Scholar
  14. 14.
    Domnin, A., Konnov, N., Mekhanov, V.: Modeling EMA and MA algorithms to estimate the bitrate of data streams in packet switched networks. In: Dudin, A., Nazarov, A., Yakupov, R., Gortsev, A. (eds.) ITMM 2014. CCIS, vol. 487, pp. 91–100. Springer, Heidelberg (2014)Google Scholar
  15. 15.
    Ammar, M., Ouchani, S., Ait Mohamed, O.: Symmetry reduction of time-triggered Ethernet protocol. Procedia Computer Science 19, 273–280 (2013)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Kirill Nikishin
    • 1
  • Nicolas Konnov
    • 1
  • Dmitry Pashchenko
    • 1
  1. 1.Department of Computer EngineeringPenza State UniversityPenzaRussia

Personalised recommendations