Abstract
Timing closure involves modifying constraints, design, or tool flow/settings to meet timing requirements. In Vivado tool, the timing constraints are entered in XDC format. XDC constraints are based on the standard Synopsys Design Constraints (SDC) format.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Dasasathyan, S. (2017). Timing Closure. In: Churiwala, S. (eds) Designing with Xilinx® FPGAs. Springer, Cham. https://doi.org/10.1007/978-3-319-42438-5_14
Download citation
DOI: https://doi.org/10.1007/978-3-319-42438-5_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-42437-8
Online ISBN: 978-3-319-42438-5
eBook Packages: EngineeringEngineering (R0)