Abstract
A new fast subtractor based on borrow look-ahead is proposed in this paper. The general condition for minimum time delay in the subtractor has been used to obtain the required result. It passes through 4-gate delay irrespective of number size.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Lee, S.C.: Digital circuits and logic design, 5th ed. Prentice-Hall of India (1987)
Winogards, S.: On the time required to perform addition. J. ACM 12(2), 793–802 (1967)
Floress, I.: The logic of computer arithmetic. Prentice-Hall, Englewood, Cliffs, NJ (1963)
Winogards, S.: On the time required to perform addition. J. ACM 12(2), 277–285 (1965)
Lee, S.C.: Digital electronics. Prentice-Hall of India (1976)
Acknowledgments
The authors acknowledge support from Prof R Baliarsingh, NIT Rourkela, Orissa, INDIA and BPUT, Rourkela, Orissa, INDIA.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Jena, G. (2016). Fast Subtractor Algorithm and Implementation. In: Amaba, B. (eds) Advances in Human Factors, Software, and Systems Engineering. Advances in Intelligent Systems and Computing, vol 492. Springer, Cham. https://doi.org/10.1007/978-3-319-41935-0_9
Download citation
DOI: https://doi.org/10.1007/978-3-319-41935-0_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-41934-3
Online ISBN: 978-3-319-41935-0
eBook Packages: EngineeringEngineering (R0)