Skip to main content
SpringerLink
Log in
Book cover

International Conference on Graph Transformation

ICGT 2016: Graph Transformation pp 54–70Cite as

Model Checking Reconfigurable Petri Nets with Maude

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 9761))

Abstract

Model checking is a widely used technique to prove properties such as liveness, deadlock or safety for a given model. Here we introduce model checking of reconfigurable Petri nets. These are Petri nets with a set of rules for changing the net dynamically. We obtain model checking by converting reconfigurable Petri nets to specific Maude modules and using then the LTLR model checker of Maude. The main result of this paper is the correctness of this conversion. We show that the corresponding labelled transitions systems are bisimular. In an ongoing example reconfigurable Petri nets are used to model and to verify partial dynamic reconfiguration of field programmable gate arrays.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    ReConNet (see [16]) is the tool for modelling and simulating reconfigurable Petri nets saving them as an extension of PNML.

  2. 2.

    http://maude.cs.illinois.edu/tools/tlr/, 11 March 2015.

  3. 3.

    http://www-dssz.informatik.tu-cottbus.de/DSSZ/Software/Charlie, 11 March 2015.

References

  1. Andreu, D., Souquet, G., Gil, T.: Petri net based rapid prototyping of digital complex system. In: IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2008, pp. 405–410. IEEE Computer Society (2008)

    Google Scholar 

  2. Bae, K., Meseguer, J.: A rewriting-based model checker for the linear temporal logic of rewriting. Electron. Notes Theoret. Comput. Sci. 290, 19–36 (2012)

    Article  MATH  Google Scholar 

  3. Baier, C., Katoen, J.: Principles of Model Checking. MIT Press, Cambridge (2008)

    MATH  Google Scholar 

  4. Barbosa, P., Barros, J.P., Ramalho, F., Gomes, L., Figueiredo, J., Moutinho, F., Costa, A., Aranha, A.: SysVeritas: a framework for verifying IOPT nets and execution semantics within embedded systems design. In: Camarinha-Matos, L.M. (ed.) Technological Innovation for Sustainability. IFIP AICT, vol. 349, pp. 256–265. Springer, Heidelberg (2011)

    Chapter  Google Scholar 

  5. Boudiaf, N., Djebbar, A.: Towards an automatic translation of colored Petri nets to Maude language. Int. J. Comput. Sci. Eng. 3(1), 253–258 (2009)

    Google Scholar 

  6. Bukowiec, A., Doligalski, M.: Petri net dynamic partial reconfiguration in FPGA. In: Moreno-Díaz, R., Pichler, F., Quesada-Arencibia, A. (eds.) EUROCAST 2013. LNCS, vol. 8111, pp. 436–443. Springer, Heidelberg (2013)

    Chapter  Google Scholar 

  7. Chama, W., Elmansouri, R., Chaoui, A.: Using graph transformation and Maude to simulate and verify UML models. In: 2013 International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE), pp. 459–464 (2013)

    Google Scholar 

  8. Chen, C.K.: A Petri net design of FPGA-based controller for a class of nuclear I&C systems. Nucl. Eng. Des. 241(7), 2597–2603 (2011)

    Article  Google Scholar 

  9. Doligalski, M., Bukowiec, A.: Partial reconfiguration in the field of logic controllers design. Int. J. Electron. Telecommun. 59(4), 351–356 (2013)

    Article  Google Scholar 

  10. Ehrig, H., Hoffmann, K., Padberg, J., Prange, U., Ermel, C.: Independence of net transformations and token firing in reconfigurable place/transition systems. In: Kleijn, J., Yakovlev, A. (eds.) ICATPN 2007. LNCS, vol. 4546, pp. 104–123. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  11. Ehrig, H., Padberg, J.: Graph grammars and Petri net transformations. In: Desel, J., Reisig, W., Rozenberg, G. (eds.) Lectures on Concurrency and Petri Nets. LNCS, vol. 3098, pp. 496–536. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  12. Eker, S., Meseguer, J., Sridharanarayanan, A.: The Maude LTL model checker. Electr. Notes Theor. Comput. Sci. 71, 162–187 (2002)

    Article  MATH  Google Scholar 

  13. Eker, S., Meseguer, J., Sridharanarayanan, A.: The Maude LTL model checker and its implementation. In: Ball, T., Rajamani, S.K. (eds.) SPIN 2003. LNCS, vol. 2648, pp. 230–234. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  14. Jamro, M., Rzonca, D., Rzasa, W.: Testing communication tasks in distributed control systems with sysml and timed colored Petri nets model. Comput. Ind. 71, 77–87 (2015)

    Article  Google Scholar 

  15. Meseguer, J.: A logical theory of concurrent objects. In: Yonezawa, A. (ed.) Proceedings of OOPSLA/ECOOP 1990, pp. 101–115. ACM (1990)

    Google Scholar 

  16. Padberg, J., Ede, M., Oelker, G., Hoffmann, K.: Reconnet: a tool for modeling and simulating with reconfigurable place/transition nets. ECEASST 54 (2012)

    Google Scholar 

  17. Padberg, J., Schulz, A.: Towards model checking reconfigurable Petri nets using Maude. ECEASST 68 (2014)

    Google Scholar 

  18. Richta, T., Janousek, V., Kocí, R.: Petri nets-based development of dynamically reconfigurable embedded systems. In: Moldt, D. (ed.) Petri Nets and Software Engineering (PNSE 2013), vol. 989, pp. 203–217. CEUR-WS.org (2013)

    Google Scholar 

  19. Schulz, A.: Converting reconfigurable Petri nets to Maude. Technical report, Cornell University (2014). http://arxiv.org/abs/1409.8404

  20. Schulz, A.: Model checking of reconfigurable Petri Nets. Master’s thesis, University of Applied Sciences Hamburg (2015). https://users.informatik.haw-hamburg.de/ubicomp/arbeiten/master/schulz.pdf

  21. Soto, E., Pereira, M.: Implementing a Petri net specification in a FPGA using VHDL. In: Design of Embedded Control Systems, pp. 167–174. Springer, New York (2005)

    Google Scholar 

  22. Stehr, M.-O., Meseguer, J., Ölveczky, P.C.: Rewriting logic as a unifying framework for Petri nets. In: Ehrig, H., Juhás, G., Padberg, J., Rozenberg, G. (eds.) APN 2001. LNCS, vol. 2128, pp. 250–303. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Hamburg University of Applied Sciences, Hamburg, Germany

    Julia Padberg & Alexander Schulz

Authors
  1. Julia Padberg
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alexander Schulz
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Julia Padberg .

Editor information

Editors and Affiliations

  1. Laboratoire LIG, Université Grenoble Alpes, Grenoble, France

    Rachid Echahed

  2. Universität der Bundeswehr München, Neubiberg, Germany

    Mark Minas

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this paper

Cite this paper

Padberg, J., Schulz, A. (2016). Model Checking Reconfigurable Petri Nets with Maude. In: Echahed, R., Minas, M. (eds) Graph Transformation. ICGT 2016. Lecture Notes in Computer Science(), vol 9761. Springer, Cham. https://doi.org/10.1007/978-3-319-40530-8_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-40530-8_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-40529-2

  • Online ISBN: 978-3-319-40530-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation