AIDA-L: Architecture and Integration

  • Ricardo Martins
  • Nuno Lourenço
  • Nuno Horta
Chapter

Abstract

This Chapter provides an overview of the proposed design flow for analog integrated circuits (ICs), with emphasis on the automatic layout generation task, using the proposed AIDA-L tool. AIDA-L is integrated in an in-house analog IC design automation framework, AIDA (Martins et al., International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sep 2015, pp. 1–4), for complete automatic design from circuit-level specifications to physical layout description. As such, AIDA-L presents itself in two fronts, first, as a standalone tool that assists the analog designer in process of layout generation; and second, when combined with AIDA-C, in AIDA’s framework, it provides complete layout-related data that is included during automatic optimization-based sizing, enabling a layout-aware sizing methodology for analog ICs. Complete descriptions of AIDA-L tool embedded in the AIDA’s framework, as a standalone low-level layout generator, and as part of layout-aware circuit sizing methodology are provided. Furthermore, additional detail about the tool’s implementation, inputs, outputs and interfaces is also given.

Keywords

Analog IC design Automatic layout generation Electronic design automation Fully-automatic Layout-aware sizing User-assisted 

References

  1. 1.
    R. Martins, N. Lourenço, S. Rodrigues, J. Guilherme, N. Horta, AIDA: automated analog IC design flow from circuit level to layout, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sep 2012, pp. 29–32Google Scholar
  2. 2.
    N. Lourenço, R. Martins, N. Horta, Layout-aware synthesis of analog ICs using floorplan & routing estimates for parasitic extraction, in Design, Automation & Test in Europe Conference (DATE), Mar 2015, pp. 1156–1161Google Scholar
  3. 3.
    R. Martins, N. Lourenço, A. Canelas, R. Póvoa, N. Horta, AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sep 2015, pp. 1–4Google Scholar
  4. 4.
    M. Eick, M. Strasser, K. Lu, U. Schlichtmann, H. Graeb, Comprehensive generation of hierarchical placement rules for analog integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(2), 180–193 (2011)CrossRefGoogle Scholar
  5. 5.
    Y.-C. Chang, Y.-W. Chang, G.-M. Wu, S.-W. Wu, B*-trees: A new representation for nonslicing floorplans, in Proceedings of the 37th ACM/IEEE Design Automation Conference (DAC), 2000, pp. 458–463Google Scholar
  6. 6.
    O’Reilly xml.com (2016), eXtensible Markup Language. http://www.xml.com. Accessed: 20 May 2016
  7. 7.
    Mentor Graphics (2016), Mentor Graphics. https://www.mentor.com. Accessed: 20 May 2016
  8. 8.
    Oracle Java (2016), Java. http://www.java.com. Accessed: 20 May 2016
  9. 9.
    Cadence Design Systems (2016), Cadence. https://www.cadence.com. Accessed: 20 May 2016
  10. 10.
    M. Barros, J. Guilherme, N. Horta, in Studies in Computational Intelligence. Analog Circuits and Systems Optimization Based on Evolutionary Computation Techniques, vol 294, (Springer, Heidelberg, 2010)Google Scholar
  11. 11.
    M. Barros, J. Guilherme, N. Horta, Analog circuits optimization based on evolutionary computation techniques. Integr. VLSI J. 43(1), 136–155 (2009)CrossRefMATHGoogle Scholar
  12. 12.
    N. Lourenço, N. Horta, GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation, in Proceedings of the Fourteenth International Conference on Genetic and Evolutionary Computation Conference (GECCO), July 2012, pp. 1119–1126Google Scholar
  13. 13.
    N. Lourenço, A. Canelas, R. Póvoa, R. Martins, N. Horta, Floorplan-aware analog IC sizing and optimization based on topological constraints. Integr. VLSI J. 48, 183–197 (2015)CrossRefGoogle Scholar
  14. 14.
    Synopsys (2016), Synopsys http://www.synopsys.com. Accessed: 20 May 2016
  15. 15.
    R. Martins, N. Lourenço, N. Horta, LAYGEN II—automatic analog ICs layout generator based on a template approach, in Genetic and Evolutionary Computation Conference (GECCO), Philadelphia, PA, July 2012Google Scholar
  16. 16.
    R. Martins, N. Lourenço, N. Horta, LAYGEN II—automatic layout generation of analog integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(11), 1641–1654 (2013). doi: 10.1109/TCAD.2013.2269050 CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2017

Authors and Affiliations

  • Ricardo Martins
    • 1
  • Nuno Lourenço
    • 1
  • Nuno Horta
    • 1
  1. 1.Instituto Superior Técnico, Universidade de LisboaInstituto de TelecomunicaçõesLisboaPortugal

Personalised recommendations