Abstract
As is well known in the industry, the design complexity at 16 nm node and below is exploding. Small form factor requirements and conflicting demands of high performance and low power and small area result in ever so complex design architecture. Multi-core, multi-threading and Power, Performance and Area (PPA) demands exacerbate the design complexity and functional verification thereof.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Mehta, A.B. (2016). Introduction. In: SystemVerilog Assertions and Functional Coverage. Springer, Cham. https://doi.org/10.1007/978-3-319-30539-4_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-30539-4_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30538-7
Online ISBN: 978-3-319-30539-4
eBook Packages: EngineeringEngineering (R0)