Advertisement

On-Chip Control Synthesis

  • Paul PopEmail author
  • Wajid Hassan Minhass
  • Jan Madsen
Chapter

Abstract

One of the disadvantages of current biochips is that they require expensive, bulky and power hungry off-chip control. The situation is thus that a lab-on-a-chip (a biochip) is still confined to the environment of a conventional laboratory and is in reality a chip-in-a-lab. Recent technological advancements have opened possibilities to move the off-chip control logic on-chip. This is done by combining normally closed valves such that they create logical gates which can be used to create logic control circuits. Using these circuits, researchers have been able to create biochips requiring only one vacuum power source. The design process and applied design methodologies are currently manual, which is highly inefficient and error-prone. This chapter proposes automated methods for the synthesis of on-chip control logic: an approach to generate general-purpose control logic; application of multiple-level control synthesis algorithms and library mapping for circuit design; utilization of the simulated annealing metaheuristic for the placement part of the physical synthesis; a modified three-dimensional version of Lee’s path finding algorithm for routing.

Keywords

Control layer On-chip control Circuit synthesis Circuit design Physical design Logic gates Espresso Control synthesis Placement Routing 

References

  1. 1.
    Amin, A.M., Thakur, R., Madren, S., Chuang, H.S., Thottethodi, M., Vijaykumar, T., Wereley, S.T., Jacobson, S.C.: Software-programmable continuous-flow multi-purpose lab-on-a-chip. Microfluid. Nanofluid. 15(5), 647–659 (2013)CrossRefGoogle Scholar
  2. 2.
    Brayton, R.K.: Logic Minimization Algorithms for VLSI Synthesis, vol. 2. Springer Science & Business Media, New York (1984)zbMATHGoogle Scholar
  3. 3.
    Brooks, S.P., Morgan, B.J.: Optimization using simulated annealing. Stat. 44, 241–257 (1995)Google Scholar
  4. 4.
    Černỳ, V.: Thermodynamical approach to the traveling salesman problem: an efficient simulation algorithm. J. Optim. Theory Appl. 45(1), 41–51 (1985)CrossRefMathSciNetGoogle Scholar
  5. 5.
    Chen, H.Y., Chang, Y.W.: Global and detailed routingGoogle Scholar
  6. 6.
    Fidalgo, L.M., Maerkl, S.J.: A software-programmable microfluidic device for automated biology. Lab Chip 11(9), 1612–1619 (2011)CrossRefGoogle Scholar
  7. 7.
    Grover, W.H., Ivester, R.H., Jensen, E.C., Mathies, R.A.: Development and multiplexed control of latching pneumatic valves using microfluidic logical structures. Lab Chip 6(5), 623–631 (2006)CrossRefGoogle Scholar
  8. 8.
    Hosokawa, K., Maeda, R.: A pneumatically-actuated three-way microvalve fabricated with polydimethylsiloxane using the membrane transfer technique. J. Micromech. Microeng. 10(3), 415 (2000)CrossRefGoogle Scholar
  9. 9.
    Hua, Z., Xia, Y., Srivannavit, O., Rouillard, J.M., Zhou, X., Gao, X., Gulari, E.: A versatile microreactor platform featuring a chemical-resistant microvalve array for addressable multiplex syntheses and assays. J. Micromech. Microeng. 16(8), 1433 (2006)CrossRefGoogle Scholar
  10. 10.
    Jensen, E.C., Grover, W.H., Mathies, R.A.: Micropneumatic digital logic structures for integrated microdevice computation and control. J. Microelectromech. Syst. 16(6), 1378–1385 (2007)CrossRefGoogle Scholar
  11. 11.
    Mathies, R., Grover, W., Skelley, A., Lagally, E., Liu, C.: Fluid control structures in microfluidic devices. http://www.google.com/patents/US7445926 (2008). US Patent 7,445,926
  12. 12.
    McMurchie, L., Ebeling, C.: Pathfinder: A negotiation-based performance-driven router for FPGAs. In: Proceedings of the 1995 ACM Third International Symposium on Field-Programmable Gate Arrays. FPGA’95, pp. 111–117. ACM, New York (1995)Google Scholar
  13. 13.
    Micheli, G.D.: Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, New York (1994)Google Scholar
  14. 14.
    Microfluidic benchmark architectures. https://sites.google.com/site/biochipsimulator. Accessed 11 May 2015
  15. 15.
    Raagaard, M.L., Pop, P.: Pin count-aware biochemical application compilation for mVLSI biochips, pp. 1–6 (2015)Google Scholar
  16. 16.
    Sait, S.M., Youssef, H.: VLSI Physical Design Automation: Theory And Practice. World Scientific Publishing Co., Pte. Ltd., Singapore (1999)CrossRefGoogle Scholar
  17. 17.
    Sherwani, N.: Algorithms for VLSI Physical Design Automation. Springer, New York (2012)Google Scholar
  18. 18.
    Sherwani, N.A.: Global routing. In: Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, New York (2002)Google Scholar
  19. 19.
    Soukup, J.: Fast Maze Router. Bell-Northern Research, Ottawa (1978)CrossRefGoogle Scholar
  20. 20.
    Urbanski, J.P., Thies, W., Rhodes, C., Amarasinghe, S., Thorsen, T.: Digital microfluidics using soft lithography. Lab Chip 6(1), 96–104 (2006)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  1. 1.Technical University of DenmarkKongens LyngbyDenmark

Personalised recommendations