A Scalable Flexible SOM NoC-Based Hardware Architecture
In this paper , a parallel hardware implementation of a self-organizing map (SOM) is presented. Practical scalability and flexibility are the main architecture features which are obtained by using a Network-on-chip (NoC) approach for communication between neurons. The presented hardware architecture allows on-line learning and can be easily adapted for a large variety of applications without a considerable design effort. A hardware \(5\times 5\) SOM was validated through the FPGA implementation and its performances at a working frequency of 200 MHz for a 32-element input vector reach 724 MCUPS in the learning and 1168 MCPS in the recall phase.
- 1.Kohonen, T.: Self-organizing map (2001)Google Scholar
- 3.Talaska, T., et al.: Analog programmable distance calculation circuit for winner takes all neural network realized in the cmos technology (2015)Google Scholar
- 7.Hikawa, H., Maeda, Y.: Improved learning performance of hardware self-organizing map using a novel neighborhood function (2015)Google Scholar
- 9.Aggarwal, C.C., et al.: On the surprising behavior of distance metrics in high dimensional space. Springer (2001)Google Scholar
- 10.Manolakos, I., Logaras, E.: High throughput systolic SOM IP core for FPGAs. In: IEEE International Conference on Acoustics, Speech and Signal Processing, 2007. ICASSP 2007, vol. 2, pp. 11–61. IEEE (2007)Google Scholar
- 12.Dally, W., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference, 2001. Proceedings, pp. 684–689 (2001)Google Scholar