Efficient DVFS Operation in NoCs Through a Proper Congestion Management Strategy

  • José V. EscamillaEmail author
  • José Flich
  • Pedro Javier García
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9523)


As technology advances, applications demand more and more computing power. However, achieving the required performance is not nowadays the single target, as reducing power consumption has become a key issue. In that sense, power-control mechanisms such as Dynamic Voltage and Frequency Scaling (DVFS) are introduced in order to dynamically adapt frequency and voltage to the actual computing-power demands of applications. However, these techniques may not be as efficient as expected due to delays caused by frequency-voltage changes. Furthermore, data flows generated at high rates may cross slow voltage-frequency islands, thereby leading to congestion inside the on-chip network. To alleviate this problem, we propose a combined DVFS and congestion management strategy. Specifically, the policies to adjust DFVS levels are tuned cooperatively with the congestion management strategy, leading to power-saving achievements of up to 26 % and latency improvements for non-congested traffic of up to 43 %.



This work was supported by the Spanish Ministerio de Economía y Competitividad (MINECO) and by FEDER funds under Grant TIN2012-38341-C04-01 and by Ayudas para Primeros Proyectos de Investigación from Universitat Politècnica de València under grant ref. 2370.


  1. 1.
    Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35(1), 70–78 (2002)CrossRefGoogle Scholar
  2. 2.
    Chang, X., Ebrahimi, M., Daneshtalab, M., Westerlund, T., Plosila, J.: Pars an efficient congestion-aware routing method for networks-on-chip. In: 2012 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS), pp. 166–171 (2012)Google Scholar
  3. 3.
    Chelcea, T., Nowick, S.: A low-latency FIFO for mixed-clock systems. In: IEEE Computer Society Workshop on VLSI, 2000. Proceedings, pp. 119–126 (2000)Google Scholar
  4. 4.
    Escamilla, J., Flich, J., Garcia, P.: ICARO: Congestion isolation in networks-on-chip. In: 8th International Symposium on Networks-on-Chip, 2014, NoCS 2014, pp. 159–166 September 2014Google Scholar
  5. 5.
    Gratz, P., Grot, B., Keckler, S.W.: Regional congestion awareness for load balance in networks-on-chip. In: HPCA, pp. 203–214. IEEE Computer Society (2008)Google Scholar
  6. 6.
    Kahng, A., Lin, B., Nath, S.: ORION3.0: a comprehensive NoC router estimation tool. IEEE Embed. Syst. Lett. 7(2), 41–45 (2015)CrossRefGoogle Scholar
  7. 7.
    Karol, M., Hluchyj, M., Morgan, S.: Input versus output queueing on a space-division packet switch. IEEE Trans. Commun. 35(12), 1347–1356 (1987)CrossRefGoogle Scholar
  8. 8.
    Kim, W., Brooks, D., Wei, G.Y.: A fully-integrated 3-level dc/dc converter for nanosecond-scale dvs with fast shunt regulation. In: 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 268–270, February 2011Google Scholar
  9. 9.
    Kim, W., Gupta, M., Wei, G.Y., Brooks, D.: System level analysis of fast, per-core DVFS using on-chip switching regulators. In: IEEE 14th International Symposium on High Performance Computer Architecture, 2008, HPCA 2008, pp. 123–134, February 2008Google Scholar
  10. 10.
    Kumar, A., Peh, L.S., Jha, N.: Token flow control. In: 2008 41st IEEE/ACM International Symposium on Microarchitecture, 2008, MICRO-41, pp. 342–353, November 2008Google Scholar
  11. 11.
    Lackey, D., Zuchowski, P., Bednar, T., Stout, D., Gould, S., Cohn, J.: Managing power and performance for system-on-chip designs using voltage islands. In: IEEE/ACM International Conference on Computer Aided Design, 2002, ICCAD 2002, pp. 195–202, November 2002Google Scholar
  12. 12.
    Macken, P., Degrauwe, M., van Paemel, M., Oguey, H.: A voltage reduction technique for digital systems. In: 1990 IEEE International Solid-State Circuits Conference, 1990, 37th ISSCC. Digest of Technical Papers, pp. 238–239, February 1990Google Scholar
  13. 13.
    Marculescu, D., Choudhary, P.: Hardware based frequency/voltage control of voltage frequency island systems. In: Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, 2006, CODES+ISSS 2006, pp. 34–39, October 2006Google Scholar
  14. 14.
    Ogras, U., Marculescu, R., Marculescu, D., Jung, E.G.: Design and management of voltage-frequency island partitioned networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. (VLSI) 17(3), 330–341 (2009)CrossRefGoogle Scholar
  15. 15.
    Park, S., Park, J., Shin, D., Wang, Y., Xie, Q., Pedram, M., Chang, N.: Accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 32(5), 695–708 (2013)CrossRefGoogle Scholar
  16. 16.
    Ramakrishna, M., Gratz, P., Sprintson, A.: GCA: Global congestion awareness for load balance in networks-on-chip. In: 2013 Seventh IEEE/ACM International Symposium on Networks on Chip (NoCS), pp. 1–8, April 2013Google Scholar
  17. 17.
    Shang, L., Peh, L.S., Jha, N.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: The Ninth International Symposium on High-Performance Computer Architecture, 2003, HPCA-9 2003, Proceedings, pp. 91–102, February 2003Google Scholar
  18. 18.
    Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., Borkar, S.: An 80-tile sub-100-w teraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43(1), 29–41 (2008)CrossRefGoogle Scholar
  19. 19.
    Yan, G., Li, Y., Han, Y., Li, X., Guo, M., Liang, X.: Agileregulator: a hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture. In: 2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA), pp. 1–12, February 2012Google Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  • José V. Escamilla
    • 1
    Email author
  • José Flich
    • 1
  • Pedro Javier García
    • 2
  1. 1.Universitat Politècnica de ValènciaValenciaSpain
  2. 2.Universidad de Castilla-La ManchaAlbaceteSpain

Personalised recommendations