Abstract
Shrinking feature size and higher integration on semiconductor device manufacturing technology bring a problem of the gap between the defect level estimated at the design stage from the reported one for fabricated devices. As one possible strategy to accurately estimate the defect level, authors have proposed weighted bridge fault coverage estimation. In this study we evaluate the effectiveness of prioritization of target faults based on critical area, aiming to develop fast and compact test pattern set generation. The proposed scheme apply two-step test pattern generation, where test pattern reordering is only applied to the second pattern set which is generated for the residual faults of first small pattern set. The experimental results indicate the proposed scheme can reduce execution time of pattern reordering significantly, while keeping the number of required patterns with the same level as conventional greedy algorithm. We further discuss on test pattern selection algorithm based on only fault detection information, in order to keep the execution time by the linear order with the number of target faults.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International Technology Roadmap for Semiconductors, 2013 edn. (2013)
Williams, T.W., Brown, N.C.: Defect level as a function of fault coverage. IEEE Trans. Comput. C–30, 987–988 (1981)
De Sousa, J.T., Goncalves, F.M., Teixeira, J.P., Marzocca, C., Corsi, F., Williams, T.W.: Defect level evaluation in an IC design environment. IEEE Trans. CAD 15, 1286–1293 (1996)
Goel, S.K., Devta-Prasanna, N., Ward, M.: Comparing the effectiveness of deterministic bridge fault and multiple-detect stuck fault patterns for physical bridge defects: a simulation and silicon study. In: International Test Conference, paper 1.1 (2009)
Arai, M., Shimizu, Y., Iwasaki, K.: Note on layout-aware weighted probabilistic bridge fault coverage. In: Asian Test Symposium, pp. 89–94 (2012)
Arai, M., Nakayama, Y., Iwasaki, K.: Note on test pattern reordering for weighted fault coverage improvement. In: Workshop on RTL and High Level Testing, paper 4.1 (2013)
Ouchi, T.: Extending critical area analysis to address design for reliability. EDA Tech Forum 7(3), 20–23 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Arai, M., Inuyama, S., Iwasaki, K. (2015). Note on Fast Bridge Fault Test Generation Based on Critical Area. In: Wang, G., Zomaya, A., Martinez, G., Li, K. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2015. Lecture Notes in Computer Science(), vol 9530. Springer, Cham. https://doi.org/10.1007/978-3-319-27137-8_53
Download citation
DOI: https://doi.org/10.1007/978-3-319-27137-8_53
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-27136-1
Online ISBN: 978-3-319-27137-8
eBook Packages: Computer ScienceComputer Science (R0)