Abstract
In order to estimate the reliability at the software program- level while accounting for the knowledge from the underlying hardware layers, this chapter presents different reliability estimation models that are developed at different levels of granularity, i.e., instruction and function/task level. Since each system layer may employ distinct reliability optimization techniques that can operate at either the instruction or function/task level, it is important to devise reliability models for the appropriate granularity adapted to these optimization techniques. For example, a metric at an instruction granularity will be useful for enabling reliability optimization during compilation. However, at the system software layer the notion of function/task is more appropriate. A key challenge to develop efficient software program-level reliability models is to identify important hardware- and software-level parameters that affect the reliability of a software program executing on unreliable hardware. For this, the analysis of Chap. 3 is important to be considered, i.e., the knowledge of critical and noncritical instructions, spatial and temporal vulnerability, and error masking can be leveraged to develop accurate software program-level reliability models. These models are then used to analyze the reliability properties of different applications at the instruction and function granularity.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Furthermore, multiplier and divider exhibit higher spatial vulnerability due to their increased area. Temporal and spatial vulnerabilities of these functional units depend upon the microarchitecture.
References
S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin, “A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor”, in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). pp. 29, 2003.
V. Sridharan, “Introducing Abstraction to Vulnerability Analysis”, Ph.D. Thesis, March 2010.
V. Kleeberger, C. G. Dumont, C. Weis, A. Herkersdorf, D. M. Gritschneder, S. R. Nassif, U. Schlichtmann, and N. Wehn, “A Cross-Layer Technology-Based Study of How Memory Errors Impact System Resilience”, IEEE Micro, vol. 33, no. 4, pp. 46–55, 2013.
S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, “Exploring sub-20 nm FinFET design with Predictive Technology Models”, in ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 283–288, 2012.
F. Kriebel, S. Rehman, D. Sun, P. V. Aceituno, M. Shafique, and J. Henkel, “ACSEM: Accuracy-Configurable Fast Soft Error Masking Analysis in Combinatorial Circuits”, in IEEE/ACM 18th Design, Automation and Test in Europe Conference (DATE), March 2015.
T. Ball and J. R. Larus, “Branch Prediction for Free”, ACM SIGPLAN, vol. 28, pp. 300–313, 1993.
ModelSim, “ModelSim—Leading Simulation and Debugging”, Mentor [Online]. Available: http://www.mentor.com/products/fpga/model .
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Rehman, S., Shafique, M., Henkel, J. (2016). Software Program-Level Reliability Modeling and Estimation. In: Reliable Software for Unreliable Hardware. Springer, Cham. https://doi.org/10.1007/978-3-319-25772-3_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-25772-3_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-25770-9
Online ISBN: 978-3-319-25772-3
eBook Packages: EngineeringEngineering (R0)