SoC Buses and Peripherals: Features and Architectures

  • Khaled Salah Mohamed
Part of the Analog Circuits and Signal Processing book series (ACSP)


Components connected on a Printed Circuit Board (PCB) or System-on-Board (SoB) can now be integrated onto single chip, hence the development of System-on-Chip (SoC) design as depicted in Fig. 4.1 [1]. SoC improves the bandwidth. The leveraged internal/on-chip bandwidth versus external/off-chip bandwidth as shown in Fig. 4.2.


Buses Peripherals Features Architectures Master Slave Arbiter Decoder Address Data Control Topology Ring Algorithms Timing Synchronous Asynchronous Handshaking Preamble Multicast Broadcast I2C AMBA Wishbone 


  1. 1.
  2. 2.
    Stallings W (2003) Computer architecture and organization, 6th edn, Eastern economy edition. PHI Learning, New DelhiMATHGoogle Scholar
  3. 3.
    Tanenbaum AS (2000) Structured computer organization, 4th edn. Prentice Hall, Upper Saddle RiverGoogle Scholar
  4. 4.
    Hamacher VC, Vranesic Z, Zaky S (1996) Computer organization, 4th edn. McGraw Hill, New YorkGoogle Scholar
  5. 5.
    Mano MM (2001) Computer system architecture. Prentice Hall, New DelhiGoogle Scholar
  6. 6.
    Hayes JP (2002) Computer architecture and organization, 3rd edn. McGraw Hill, New YorkGoogle Scholar
  7. 7.
    Mitic M, Stojčev M (2006) An overview of on-chip buses. Ser Elec Energy 19(3):405–428Google Scholar
  8. 8.
  9. 9.
  10. 10.
    Ahmed AB (2015) High-throughput architecture and routing algorithms towards the design of reliable mesh-based many-core network-on-chip systems. Ph.D. dissertation, The University of AizuGoogle Scholar
  11. 11.
    Pasricha S, Dutt N (2008) On chip communication architecture: system on chip interconnect, Computer architecture. Morgan Kaufmann, BurlingtonGoogle Scholar
  12. 12.
    Murdocca M, Heuring V (2007) Computer architecture and organizationGoogle Scholar
  13. 13.
    Paret D (1997) The I2C bus: from theory to practice. Wiley, ChichesterGoogle Scholar
  14. 14.
    ARM (1999) AMBA specification revision 2.0Google Scholar
  15. 15.
    Patil RP, Sangamkar PV (2015) A review of system-on-chip bus protocols. Int J Adv Res Electr Electron Instrum Eng 4(1):271–281CrossRefGoogle Scholar
  16. 16.
    OpenCores (2011) Wishbone B4: WISHBONE system-on-chip (SOC) interconnection architecture for portable IP cores, 4th ed. Accessed 5 November 2011Google Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Khaled Salah Mohamed
    • 1
  1. 1.EmulationMentor GraphicsHeliopolisEgypt

Personalised recommendations