Rectangle Placement for VLSI Testing

  • Merav Aharoni
  • Odellia Boni
  • Ari Freund
  • Lidor Goren
  • Wesam Ibraheem
  • Tamir Segev
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9075)

Abstract

We report our solution to the problem of designing test-site chips. This is a specific variation of the VLSI floorplanning problem where rectangular macros must be placed without overlap in a given area, but no wiring between the macros exists. Typically, industrial problems of this type require placing hundreds of macros of different sizes and shapes and include additional constraints such as fixing or grouping some of the macros. Many tools and techniques developed to solve similar problems proved unsuitable for this specific variation. We used constraint programming (CP) with additional heuristics, including sophisticated variable and value orderings, to produce floorplans for real test-sites. Our CP solution is successfully used in production by test-site designers.

Keywords

Floorplanning Electronic design automation Constraint programming Non overlapping rectangles placement 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Roy, J.A., Ng, A.N., Aggarwal, R., Ramachandran, V., Markov, I.L.: Solving Modern Mixed-size Placement Instances. Integration, the VLSI Journal 42(2), 262–275 (2006). Elsevier, AmsterdamCrossRefGoogle Scholar
  2. 2.
    Lauther, U.: A Min-cut placement algorithm for general cell assemblies based on a graph representation. In: Papers on Twenty-five Years of Electronic Design Automation, pp. 182–191. ACM, New York (1988)Google Scholar
  3. 3.
    Khatkhate, A., Li, C., Agnihotri, A.R., Yildiz, M.C., Ono, S., Koh, C.K., Madden, P.H.: Recursive bisection based mixed block placement. In: Procceedings of ACM International Symposium on Physical Design, pp. 84–89. ACM (2004)Google Scholar
  4. 4.
    Gerez, S.H.: Algorithms for VLSI Design Automation. John Wiley & Sons(2000)Google Scholar
  5. 5.
    Chang, Y.C., Chang, Y.W., Wu, G.M., Wu, S.W. : B*-trees: a new representation for non-slicing floorplans. In: Proccedings of the Design Automation Conference, pp 458–463 (2000)Google Scholar
  6. 6.
    Adya, S.N., Chaturvedi, S., Roy, J.A., Papa, D.A., Markov, I.L.: Unification of partitioning, placement and floorplanning. In: Proceedings of the 2004 IEEE/ACM International Conference on Computer-aided Design, pp. 550–557. IEEE Computer Society, Washington DC (2004)Google Scholar
  7. 7.
    Chan, T.F., Cong, J., Shinnerl, J.R., Sze, K., Xie, M.: mPL6: enhanced multilevel mixed-size placement. In: Proceedings of the 2006 International Symposium on Physical Design, pp. 212–214. ACM, New York (2006)Google Scholar
  8. 8.
    Chen, T.C., Hsu, T.C., Jiang, Z.W., Chang, Y.M.: NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In: Proceedings of the 2005 International Symposium on Physical Design, pp. 236–238. ACM, New York (2005)Google Scholar
  9. 9.
    Batra, D.: Analysis of Floorplanning Algorithms in VLSI Physical Designs. International Journal of Advanced Technology & Engineering Research 2(5), 62–71 (2012)Google Scholar
  10. 10.
    Beldiceanu, N., Carlsson, M.: Sweep as a generic pruning technique applied to the non-overlapping rectangles constraint. In: Walsh, T. (ed.) CP 2001. LNCS, vol. 2239, p. 377. Springer, Heidelberg (2001) CrossRefGoogle Scholar
  11. 11.

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  • Merav Aharoni
    • 1
  • Odellia Boni
    • 1
  • Ari Freund
    • 2
  • Lidor Goren
    • 3
  • Wesam Ibraheem
    • 1
  • Tamir Segev
    • 1
  1. 1.IBM ResearchHaifaIsrael
  2. 2.work done while this author was at IBM ResearchHaifaIsrael
  3. 3.IBM STG - FishkillNew YorkUSA

Personalised recommendations