Skip to main content
SpringerLink
Log in

Memristor-Based Multilevel Digital Systems

  • Chapter
  • First Online:
On the Mathematical Modeling of Memristor, Memcapacitor, and Meminductor

Part of the book series: Studies in Systems, Decision and Control ((SSDC,volume 26))

  • 2075 Accesses

Abstract

This chapter investigates the advantages of memristor-based digital applications using multi-level arithmetic concepts. Recently, there are huge concerns regarding the memristor in digital signal processing (DSP) circuits to enhance the performance and realize very high density, nonvolatile memories in neural networks. This can be achieved by mapping the high/low logic into the memristor high/low resistances. Recently, the potential to divide the memristance levels to build multilevel digital circuits such as the ternary and redundant circuits are discussed. The concepts have been initiated by designing a half ternary adder based on the memristor; then, the concept is generalized for redundant half adder, full adder, and N-bit adder circuits. The advantages of such circuits that the speed is independent on the operand and parallel processing can be handled efficiently. Moreover, a general approach to build digital functions using mixed memristor-transistor circuits are investigated such as multipliers.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Wanhammar, L.: DSP Integrated Circuits. Academic Press, San Diego (1999)

    Book  Google Scholar 

  2. Koren, I.: Computer Arithmetic Algorithms. Universities Press, New York (2002)

    MATH  Google Scholar 

  3. Glusker, M., Hogan, D.M., Vass, P.: IEEE Ann. Hist. Comput. 27(3), 4 (2005)

    Article  MathSciNet  Google Scholar 

  4. Donald, E.K.: Sort. Search. 3, 426 (1999)

    Google Scholar 

  5. Hayes, B.: Am. Sci. 89, 490–494 (2001)

    Article  Google Scholar 

  6. Sadik, A.Z., O’Shea, P.J.: In: IEEE 8th International Conference on Computer and Information Technology (CIT) Workshops 2008, pp. 515–520. IEEE (2008)

    Google Scholar 

  7. Liu, Y., Peng, J., Chen, Y., He, H., Su, H.: In: 2011 Tenth International Symposium on Distributed Computing and Applications to Business, Engineering and Science (DCABES), pp. 64–68. IEEE (2011)

    Google Scholar 

  8. Wang, G., Tull, M.: In: Region 5 Conference: Annual Technical and Leadership Workshop, pp. 77–79. IEEE (2004)

    Google Scholar 

  9. Hossack, D.M., Sewell, J.I.: In: 1994 IEEE International Symposium on Circuits and Systems, ISCAS’94, vol. 2, pp. 481–484. IEEE (1994)

    Google Scholar 

  10. Kawakami, K., Shigemoto, K., Nakano, K.: In: Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies, PDCAT 2008, pp. 370–377. IEEE (2008)

    Google Scholar 

  11. Weinberger, A., Smith, J.: IRE Trans. Electron. Comput. EC-5(2), 65 (1956)

    Google Scholar 

  12. Brent, R.P., Kung, H.T.: (1979)

    Google Scholar 

  13. Hwang, I.S., Fisher, A.L.: IEEE J. Solid-State Circuits 24(2), 358 (1989)

    Article  Google Scholar 

  14. Bedrij, O.: IRE Trans. Electron. Comput. EC-11(3), 340 (1962)

    Google Scholar 

  15. Lehman, M., Burla, N.: IRE Trans. Electron. Comput. EC-10(4), 691 (1961)

    Google Scholar 

  16. Merkel, C.E., Nagpal, N., Mandalapu, S., Kudithipudi, D.: In: The 2011 International Joint Conference on Neural Networks (IJCNN), pp. 3042–3048. IEEE (2011)

    Google Scholar 

  17. Zhang, L., Strukov, D., Saadeldeen, H., Fan, D., Zhang, M., Franklin, D.: In: Proceedings of the 23rd International Conference on Parallel Architectures and Compilation, pp. 61–74. ACM (2014)

    Google Scholar 

  18. Xu-Dong, F., Yu-Hua, T., Jun-Jie, W.: Chin. Phys. B 21(9), 098901 (2012)

    Article  Google Scholar 

  19. Kim, H., Sah, M.P., Yang, C., Chua, L.O.: In: 2010 12th International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1–6. IEEE (2010)

    Google Scholar 

  20. Strukov, D., Snider, G., Stewart, D., Williams, R.: Nature 453(7191), 80 (2008)

    Article  Google Scholar 

  21. Wang, T., Yu, Q., Mao, Y.: (2011)

    Google Scholar 

  22. Yang C., Sah, M.P., Adhikari, S.P., Park, D., Kim, H.: Int. J. Bifurc. Chaos 22(06) (2012)

    Google Scholar 

  23. El-Slehdar, A., Fouad A., Radwan, A.: In: 2013 25th International Conference on Microelectronics (ICM), pp. 1–4. IEEE (2013)

    Google Scholar 

  24. Biolek, D., Biolek, Z., Biolkova, V.: In: European Conference on Circuit Theory and Design, ECCTD 2009, pp. 249–252. IEEE (2009)

    Google Scholar 

  25. El-Slehdar, A., Fouad, A., Radwan, A.: In: 2014 International Conference on Engineering and Technology (ICET), pp. 1–4. IEEE (2014)

    Google Scholar 

  26. Hasan, Y.M., Karam, L.J., Falkinburg, M., Helwig, A., Ronning, M.: Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers, 2000, vol. 2, pp. 1653–1656. IEEE (2000)

    Google Scholar 

  27. Hasan, Y.M., Karam, L.J., Falkinburg, M., Helwig, A., Ronning, M.: IEEE Signal Process. Lett. 8(6), 167 (2001)

    Article  Google Scholar 

  28. Ronchi, M., et al.: In: The 47th Midwest Symposium on Circuits and systems, MWSCAS’04, vol. 2, pp. II-205. IEEE (2004)

    Google Scholar 

  29. El-Slehdar, A.A., Fouad, A.H., Radwan, A.G.: Microelectron. J. (2015)

    Google Scholar 

  30. El-Slehdar, A., Radwan, A.: In: 2014 26th International Conference on Microelectronics (ICM), pp. 1–4. IEEE (2014)

    Google Scholar 

  31. Wallace, C.S.: IEEE Trans. Electron. Comput. EC-13(1), 14 (1964)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Engineering, Engineering Mathematics and Physics Department, Cairo University, Giza, Egypt

    Ahmed G. Radwan & Mohammed E. Fouda

  2. Nanoelectronics Integrated Systems Center (NISC), Nile University, Cairo, Egypt

    Ahmed G. Radwan

Authors
  1. Ahmed G. Radwan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammed E. Fouda
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ahmed G. Radwan .

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Radwan, A.G., Fouda, M.E. (2015). Memristor-Based Multilevel Digital Systems. In: On the Mathematical Modeling of Memristor, Memcapacitor, and Meminductor. Studies in Systems, Decision and Control, vol 26. Springer, Cham. https://doi.org/10.1007/978-3-319-17491-4_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-17491-4_5

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-17490-7

  • Online ISBN: 978-3-319-17491-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation