Abstract
In the earlier chapters, the focus was on adder designs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
K. Walus, G. Jullien, V. Dimitrov, Computer arithmetic structures for quantum cellular automata, in Record of Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, pp. 1435–1439 (2003)
H. Cho, E.E. Swartzlander, Adder and multiplier designs in quantum-dot cellular automata. IEEE Trans. Comput. 58(6), 721–727 (2009)
S.W. Kim, E. Swartzlander, Parallel multipliers for quantum-dot cellular automata, in Proceedings of IEEE Nanotechnology Materials and Devices Conference, pp. 68–72 (2009)
V. Pudi, K. Sridharan, Efficient design of Baugh-Wooley multiplier in quantum-dot cellular automata, in Proceedings of Thirteenth IEEE Conference on Nanotechnology (IEEE-NANO 2013), pp. 702–706 (2013)
K. Walus, T. Dysart, G. Jullien, R. Budiman, QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–29 (2004)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Sridharan, K., Pudi, V. (2015). Design of a Multiplier in QCA. In: Design of Arithmetic Circuits in Quantum Dot Cellular Automata Nanotechnology. Studies in Computational Intelligence, vol 599. Springer, Cham. https://doi.org/10.1007/978-3-319-16688-9_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-16688-9_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-16687-2
Online ISBN: 978-3-319-16688-9
eBook Packages: EngineeringEngineering (R0)