While High-Level Synthesis (HLS) has been a research topic for more than 30 years, modern HLS tools have made possible the development of production ready circuits, taking advantage of improvements in areas like Field Programmable Gate Arrays (FPGAs) and multicore System-on-Chip (SoC) architectures. The efficient use of these improvements however require technology aware coding and constraint specification, through specific tool directives. In this paper, a modern HLS environment is used to investigate different architecture alternatives, for the design of hardware accelerators, taking into account tradeoffs between memory and datapath component utilization, in modern, SoC aware FPGA devices. Experimental results show that correct architectural option selections can lead to an almost 120X speedup and better scaling performance while the input size is increasing, with practical negligible resource utilization overheads in medium and large scale devices.
- Field Programmable Gate Array
- Hardware Accelerator
- Embed Processor
- Tool Directive
- Field Programmable Gate Array Device
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This work was partially supported by “TEAChER: TEach AdvanCEd Reconfigurable architectures and tools” project funded by DAAD (2014) and CIDCIP and MENELAOS projects funded by the Ministry of Development under the National Strategic Reference Framework NSRF 2007-2013, action “Creation of innovation clusters” “A GREEK PRODUCT, A SINGLE MARKET: THE PLANET”.
This is a preview of subscription content, access via your institution.
Unable to display preview. Download preview PDF.
ARM Ltd.: AMBA AXI and ACE Protocol Specification (2013)
Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for fpgas: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(4), 473–491 (2011)
Coussy, P., Morawiec, A.: High-level Synthesis: From Algorithm to Digital Circuit. Springer (2008)
Engelse, W.A.H., Zeelenberg, C.: A single scan algorithm for QRS-detection and feature extraction. In: Computers in Cardiology, pp. 37–42. IEEE (1979)
Hiraiwa, J., Amano, H.: An FPGA implementation of reconfigurable real-time vision architecture. In: 27th International Conference on Advanced Information Networking and Applications Workshops, pp. 150–155. IEEE (2013)
Martin, G., Smith, G.: High-level synthesis: Past, present, and future. IEEE Design and Test of Computers 26(4), 18–25 (2009)
Monson, J., Wirthlin, M., Hutchings, B.L.: Optimization techniques for a high level synthesis implementation of the sobel filter. In: International Conference on Reconfigurable Computing and FPGAs. IEEE (2013)
Editors and Affiliations
Rights and permissions
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Sotiriou-Xanthopoulos, E., Diamantopoulos, D., Economakos, G. (2015). Evaluation of High-Level Synthesis Techniques for Memory and Datapath Tradeoffs in FPGA Based SoC Architectures. In: Sano, K., Soudris, D., Hübner, M., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2015. Lecture Notes in Computer Science(), vol 9040. Springer, Cham. https://doi.org/10.1007/978-3-319-16214-0_27
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-16213-3
Online ISBN: 978-3-319-16214-0
eBook Packages: Computer ScienceComputer Science (R0)