Synthesis of a Reconfiguration Service for Mixed-Criticality Multi-Core Systems: An Experience Report

  • Md Tawhid Bin Waez
  • Andrzej Wąsowski
  • Juergen Dingel
  • Karen Rudie
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8997)


Task-level reconfiguration techniques in automotive applications aim to reallocate tasks to computation cores during failures to guarantee that the desired functionality is still delivered. We consider a class of mixed-criticality asymmetric multi-core systems inspired by our collaboration with a leading automotive manufacturing company, for which we automatically synthesize task-level reconfiguration services to reduce the number of processing cores and decrease the cost without weakening fault-tolerance. We admit the following types of faults: safety violations by tasks, permanent core failures, and temporary core failures. We use timed games to synthesize the controllers. The services suspend and reinstate the periodic executions of the non-critical tasks to ensure enough processing capacity for the critical tasks by maintaining lookup tables, which keep track of processing capacity. We present a methodology to synthesize the services and use a case study to show that suitable abstractions can dramatically improve the scalability of timed games-based tools for solving industrial problems.


  1. 1.
    Zhang, Y., Jiang, J.: Bibliographical review on reconfigurable fault-tolerant control systems. ARC 32(2), 229–252 (2008)Google Scholar
  2. 2.
    Hwang, I., Kim, S., Kim, Y., Seah, C.E.: A survey of fault detection, isolation, and reconfiguration methods. IEEE Trans. Control Syst. Technol. 18(3), 636–653 (2010)CrossRefGoogle Scholar
  3. 3.
    Maler, O., Pnueli, A., Sifakis, J.: On the synthesis of discrete controllers for timed systems. In: Mayr, E.W., Puech, C. (eds.) STACS 1995. LNCS, vol. 900, pp. 229–242. Springer, Heidelberg (1995)CrossRefGoogle Scholar
  4. 4.
    Asarin, E., Maler, O., Pnueli, A., Sifakis, J.: Controller synthesis for timed automata. In: SSC (1998)Google Scholar
  5. 5.
    de Alfaro, L., Faella, M., Henzinger, T.A., Majumdar, R., Stoelinga, M.: The element of surprise in timed games. In: Amadio, R.M., Lugiez, D. (eds.) CONCUR 2003. LNCS, vol. 2761, pp. 144–158. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  6. 6.
    Behrmann, G., Cougnard, A., David, A., Fleury, E., Larsen, K.G., Lime, D.: UPPAAL-Tiga: time for playing games!. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol. 4590, pp. 121–125. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  7. 7.
    Peter, H.-J., Ehlers, R., Mattmüller, R.: Synthia: verification and synthesis for timed automata. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 649–655. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  8. 8.
    David, A., Grunnet, J.D., Jessen, J.J., Larsen, K.G., Rasmussen, J.I.: Application of model-checking technology to controller synthesis. In: Aichernig, B.K., de Boer, F.S., Bonsangue, M.M. (eds.) FMCO 2010. LNCS, vol. 6957, pp. 336–351. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  9. 9.
    Alur, R., Dill, D.L.: A theory of timed automata. TCS 126, 183–235 (1994)CrossRefMATHMathSciNetGoogle Scholar
  10. 10.
    Waez, M.T.B., Dingel, J., Rudie, K.: A survey of timed automata for the development of real-time systems. CSR 9, 1–26 (2013)MATHGoogle Scholar
  11. 11.
    Tripakis, S.: Fault diagnosis for timed automata. In: Damm, W., Olderog, E.-R. (eds.) FTRTFT 2002. LNCS, vol. 2469, pp. 205–221. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  12. 12.
    Bouyer, P., Chevalier, F., D’Souza, D.: Fault diagnosis using timed automata. In: Sassone, V. (ed.) FOSSACS 2005. LNCS, vol. 3441, pp. 219–233. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  13. 13.
    Waszniowski, L., Krákora, J., Hanzálek, Z.: Case study on distributed and fault tolerant system modeling based on timed automata. J. Syst. Softw. 82, 1678–1694 (2009)CrossRefGoogle Scholar
  14. 14.
    Lv, M., Yi, W., Guan, N., Yu, G.: Combining abstract interpretation with model checking for timing analysis of multicore software. In: RTSS (2010)Google Scholar
  15. 15.
    Dalsgaard, A.E., Laarman, A., Larsen, K.G., Olesen, M.C., van de Pol, J.: Multi-core reachability for timed automata. In: Jurdziński, M., Ničković, D. (eds.) FORMATS 2012. LNCS, vol. 7595, pp. 91–106. Springer, Heidelberg (2012)CrossRefGoogle Scholar
  16. 16.
    Fersman, E., Krčál, P., Pettersson, P., Yi, W.: Task automata: schedulability, decidability and undecidability. Inf. Comput. 205, 1149–1172 (2007)CrossRefMATHGoogle Scholar
  17. 17.
    Socci, D., Poplavko, P., Bensalem, S., Bozga, M.: Modeling mixed-critical systems in real-time BIP. In: ReTiMiCS (2013)Google Scholar
  18. 18.
    Kaynar, D.K., Lynch, N.A., Segala, R., Vaandrager, F.W.: The theory of timed I/O automata. In: SLCS (2006)Google Scholar
  19. 19.
    David, A., Larsen, K.G., Legay, A., Nyman, U., Wąsowski, A.: Timed I/O automata: a complete specification theory for real-time systems. In: HSCC (2010)Google Scholar
  20. 20.
    Waez, M.T.B., Wąsowski, A., Dingel, J., Rudie, K.: Synthesis of a reconfiguration service for mixed-criticality multi-core systems. Technical Report 2014–619, Queen’s University, ON (2014).
  21. 21.
    Waez, M.T.B., Wąsowski, A., Dingel, J., Rudie, K.: A model for industrial real-time systems. In: D’Souza, D., Lal, A., Larsen, K.G. (eds.) VMCAI 2015. LNCS, vol. 8931, pp. 153–171. Springer, Heidelberg (2015)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  • Md Tawhid Bin Waez
    • 1
  • Andrzej Wąsowski
    • 2
  • Juergen Dingel
    • 1
  • Karen Rudie
    • 1
  1. 1.Queen’s UniversityKingstonCanada
  2. 2.IT University of CopenhagenCopenhagenDenmark

Personalised recommendations