Frequency, Voltage and Temperature Sensor Design for Fire Detection in VLSI Circuit on FPGA

  • Tanesh Kumar
  • B. Pandey
  • Teerath Das
  • Sujit Kumar Thakur
  • Bhavani Shankar Chowdhry
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 414)


Fire has both destructive and beneficent qualities. According to Rig Veda, The sacrifices made to Agni (lord of fire) go to the deities because Agni is a messenger from and to the other gods, it is his beneficent quality. Our concern in this work is to control destructive qualities of Fire by airflow, ambient temperature, and the mantra of frequency and voltage. Our target FPGA is 28 nm Kintex-7 FPGA. Xilinx XPower 14.4 is in use to calculate junction temperature with variation in ambient temperature, airflow, voltage and frequency. Kintex-7 is operable until or unless temperature of device is less than 125 °C. Beyond 125 °C temperature, it is destined to burn. To verify Sensor functionality, simple Image Inverter is target design. FPGA caught fire when either frequency reaches 125 GHz or voltage reaches 1.7 V or ambient temperature reaches 45 °C with 250 LFM airflow. When airflow is 500 LFM, frequency threshold is 160 GHz, voltage threshold is 2.1 V and ambient temperature threshold is 60 °C. Therefore, frequency, ambient temperature and voltage sensor is placed to prohibit voltage, ambient temperature and frequency beyond the permissible range to save FPGA from fire.


Fire Ignition temperature Heat dissipation Power consumption Device operating frequency Voltage supply 


  1. 1.
    Ardestani, E.K., Martinez, F.J., Southern, G., Ebrahimi, E., Renau, J.: Sampling in thermal simulation of processors: measurement, characterization, and evaluation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(8), 1187–1200 (2013)CrossRefGoogle Scholar
  2. 2.
    Lee, J., Kim, N.S.: Analyzing potential throughput improvement of power- and thermal-constrained multicore processors by exploiting DVFS and PCPG. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 225–235 (2012)CrossRefGoogle Scholar
  3. 3.
    Cheng, Y., Zhang, L., Han, Y., Li, X.: Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 239–249 (2013)CrossRefGoogle Scholar
  4. 4.
    Quintiere, J.G.: Fundamentals of Fire Phenomena. Wiley, West Sussex (2006)CrossRefGoogle Scholar
  5. 5.
    Xu, H., Jone, W.B., Vemuri, R.: Aggressive runtime leakage control through adaptive light-weight Vth hopping with temperature and process variation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(7), 1319–1323 (2011)CrossRefGoogle Scholar
  6. 6.
    Bao, M., Andrei, A., Eles, P., Peng, Z.: Temperature-aware idle time distribution for leakage energy optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(7), 1187–1200 (2012)CrossRefGoogle Scholar
  7. 7.
    Shi, B., Zhang, Y., Srivastava, A.: Dynamic thermal management under soft thermal constraints. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(11), 2045–2054 (2013)CrossRefGoogle Scholar
  8. 8.
    Reda, S., Cochran, R.J., Nowroz, A.N.: Improved thermal tracking for processors using hard and soft sensor allocation techniques. IEEE Trans. Comput. 60(6), 841–851 (2011)MathSciNetCrossRefGoogle Scholar
  9. 9.
    Ye, Y., et al.: System-level modeling and analysis of thermal effects in optical networks-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(2), 292–305 (2013)CrossRefGoogle Scholar
  10. 10.
    Burke, D., Smy, T.: Thermal models for optical circuit simulation using a finite cloud method and model reduction techniques. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 32(8), 1177–1186 (2013)Google Scholar
  11. 11.
    Gupta, S., Sapatnekar, S.S.: Compact current source models for timing analysis under temperature and body bias variations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(11), 2104–2117 (2012)CrossRefGoogle Scholar
  12. 12.
    Feng, Z., Li, P.: Fast thermal analysis on GPU for 3D ICs with integrated micro channel cooling. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(8), 1526–1539 (2013)MathSciNetCrossRefGoogle Scholar
  13. 13.
    Eguia, T.J.: General parameterized thermal modeling for high-performance microprocessor design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 211–224 (2012)CrossRefGoogle Scholar
  14. 14.
    Haghdad, K., Anis, M.: Power yield analysis under process and temperature variations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(10), 1794–1803 (2012)CrossRefGoogle Scholar
  15. 15.
    Klokotov, D., Schutt, J.E.: Latency insertion method (LIM) for electro-thermal analysis of 3-D integrated systems at pre layout design stages. Compon. Packag. Manuf. Technol. 3(7), 1138–1147 (2013)CrossRefGoogle Scholar
  16. 16.
    Chowdhry, B.S., Shardha, K.K., Naeem, U., Rajput, A.Q.: Development of wireless sensor networks for smart civil structures and highway safety. In: IEEE International Conference on Signal Processing and Communications, pp. 420–423 (2007)Google Scholar
  17. 17.
    Hassan, Z.: Full spectrum spatial temporal dynamic thermal analysis for nanometer scale integrated circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(12), 2276–2289 (2012)CrossRefGoogle Scholar
  18. 18.
    Long, J., Dawei, L., Memik, S.O., Ulgen, S.: Theory and analysis for optimization of on-chip thermoelectric cooling systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(10), 1628–1632 (2013)CrossRefGoogle Scholar
  19. 19.
    Pandey, B., Yadav, J., Singh, Y., Kumar, R., Patel, S.: Energy efficient design and implementation of ALU on 40-nm FPGA. In: IEEE International Conference on Energy Efficient Technologies for Sustainability-(ICEETs), Nagercoil, Tamilnadu, 10–12 April 2013Google Scholar
  20. 20.
    Li, L., Choi, K.: Activity driven optimised bus specific clock gating for ultra low power smart space application. IET Commun. 5(17), 2501–2508 (2011). ISSN:1751-8628MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Tanesh Kumar
    • 1
  • B. Pandey
    • 1
  • Teerath Das
    • 1
  • Sujit Kumar Thakur
    • 1
  • Bhavani Shankar Chowdhry
    • 2
  1. 1.Department of Computer ScienceSouth Asian UniversityNew DelhiIndia
  2. 2.Faculty of Electrical and Computer EngineeringMUETJamshoroPakistan

Personalised recommendations