Abstract
Railway interlocking systems still represent a challenge for formal verification by model checking: the high number of complex interlocking rules that guarantee the safe movements of independent trains in a large station makes the verification of such systems typically incur state space explosion problems. In this paper we describe a study aimed to define a verification process based on commercial modelling and verification tools, for industrially produced interlocking systems, that exploits an appropriate mix of environment abstraction, slicing and CEGAR-like techniques, driven by the low-level knowledge of the interlocking product under verification, in order to support the final validation phase of the implemented products.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Vanit-Anunchai, S.: Modelling Railway Interlocking Tables Using Coloured Petri Nets. In: Clarke, D., Agha, G. (eds.) COORDINATION 2010. LNCS, vol. 6116, pp. 137–151. Springer, Heidelberg (2010)
Banci, M., Fantechi, A.: Instantiating Generic Charts for Railway Interlocking Systems. In: Tenth International Workshop on Formal Methods for Industrial Critical Systems (FMICS 2005), Lisbon, Portugal, September 5-6 (2005)
Berger, J., Middelraad, P., Smith, A.J.: EURIS, European railway interlocking specification. In: Proceedings of IRSE 1993, pp. 70–82. Institution of Railway Signal Engineers (1993)
Bernardeschi, C., Fantechi, A., Gnesi, S., Larosa, S., Mongardi, G., Romano, D.: A Formal Verification Environment for Railway Signaling System Design. Formal Methods in System Design, 139–161 (1998)
Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic Model Checking without BDDs. In: Cleaveland, W.R. (ed.) TACAS 1999. LNCS, vol. 1579, pp. 193–207. Springer, Heidelberg (1999)
Bonacchi, A., Fantechi, A., Bacherini, S., Tempestini, M., Cipriani, L.: Validation of Railway Interlocking Systems by Formal Verification, A Case Study. In: Counsell, S., Núñez, M. (eds.) SEFM 2013 Collocated Workshops. LNCS, vol. 8368, pp. 237–252. Springer, Heidelberg (2014)
Clarke, E.M., Grumberg, O., Jha, S., Lu, Y., Veith, H.: Counterexample-Guided Abstraction Refinement. In: Emerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 154–169. Springer, Heidelberg (2000)
Fantechi, A.: Distributing the Challenge of Model Checking Interlocking Control Tables. In: Margaria, T., Steffen, B. (eds.) ISoLA 2012, Part II. LNCS, vol. 7610, pp. 276–289. Springer, Heidelberg (2012)
Ferrari, A., Magnani, G., Grasso, D., Fantechi, A.: Model checking interlocking control tables. In: Proc. 8th FORMS/FORMAT Symposium, pp. 98–107 (2010)
Groote, J.F., van Vlijmen, S., Koorn, J.: The Safety Guaranteeing System at Station Hoorn-Kersenboogerd. In: Logic Group Preprint Series 121. Utrecht University (1995)
Haxthausen, A.E., Peleska, J., Pinger, R.: Applied Bounded Model Checking for Interlocking System Designs. In: Counsell, S., Núñez, M. (eds.) SEFM 2013 Collocated Workshops. LNCS, vol. 8368, pp. 205–220. Springer, Heidelberg (2014)
Haxthausen, A.E., Le Bliguet, M., Kjær, A.A.: Modelling and Verification of Relay Interlocking Systems. In: Choppy, C., Sokolsky, O. (eds.) Monterey Workshop 2008. LNCS, vol. 6028, pp. 141–153. Springer, Heidelberg (2010)
Haxthausen, A.E.: Developing a domain model for relay circuits. Int. J. Software and Informatics 3(2-3), 241–272 (2009)
FP7 Project INESS - Deliverable D.1.5 Report on translation of requirements from text to UML (2009)
James, P., Lawrence, A., Moller, F., Roggenbach, M., Seisenberger, M., Setzer, A., Kanso, K., Chadwick, S.: Verification of Solid State Interlocking Programs. In: Counsell, S., Núñez, M. (eds.) SEFM 2013 Collocated Workshops. LNCS, vol. 8368, pp. 253–268. Springer, Heidelberg (2014)
James, P., Moller, F., Nguyen, H.N., Roggenbach, M., Schneider, S., Treharne, H., Trumble, M., Williams, D.: Verification of Scheme Plans using CSP||B. In: Counsell, S., Núñez, M. (eds.) SEFM 2013 Collocated Workshops. LNCS, vol. 8368, pp. 189–204. Springer, Heidelberg (2014)
Jung, B.: Die Methode und Werkzeuge GRACE. In: Formale Techniken für die Eisenbahn-sicherung (FORMS 2000), Fortschritt-Berichte VDI, Reihe 12, Nr. 441. VDI Verlag (2000)
Kanso, K., Moller, F., Setzer, A.: Automated verification of signalling principles in railway interlocking systems. Electron. Notes Theor. Comput. Sci. 250(2), 19–31 (2009)
Moller, F., Nguyen, H.N., Roggenbach, M., Schneider, S., Treharne, H.: Defining and model checking abstractions of complex railway models using CSP||B. In: Biere, A., Nahir, A., Vos, T. (eds.) HVC 2012. LNCS, vol. 7857, pp. 193–208. Springer, Heidelberg (2013)
Winter, K., Robinson, N.J.: Modelling Large Railway Interlockings and Model Checking Small Ones. In: Twenty-Fifth (ACSC 2003), pp. 309–316 (2003)
Winter, K., Johnston, W., Robinson, P., Strooper, P., van den Berg, L.: Tool support for checking railway interlocking designs. In: Proceedings of the 10th Australian Workshop on Safety Critical Systems and Software, pp. 101–107 (2006)
Winter, K.: Symbolic Model Checking for Interlocking Systems. In: Flammini, F. (ed.) Railway Safety, Reliability, and Security: Technologies and Systems Engineering. IGI Global (May 2012)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Bonacchi, A., Fantechi, A. (2014). On the Validation of an Interlocking System by Model-Checking. In: Lang, F., Flammini, F. (eds) Formal Methods for Industrial Critical Systems. FMICS 2014. Lecture Notes in Computer Science, vol 8718. Springer, Cham. https://doi.org/10.1007/978-3-319-10702-8_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-10702-8_7
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-10701-1
Online ISBN: 978-3-319-10702-8
eBook Packages: Computer ScienceComputer Science (R0)