Abstract
In the Algerian republic, scientific and intensive computing are a priority in the strategy of the scientific research between 2013 and 2017. To put into practice this strategy, 32 nodes of high-performance computing were installed in Algeria in particular in the University of Oran. The work that we present in this chapter is our contribution to this priority in the area of intensive embedded computing: static and dynamic mapping heuristics for single chip systems.
Thus we present a synthesis of the work done over a few years in a collaboration between the University of Oran, Algeria (LIO and then LAPECI laboratories) and the DART team of LIFL (University Lille 1, CNRS, Inria), and in partnership with the Algerian Center of spatial techniques. We study how to efficiently map intensive applications on network-on-chip based multiprocessor systems-on-chip.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
E. Amaldi, A. Capone, M. Cesana, I. Filippini, F. Malucelli, Optimization models and methods for planning wireless mesh networks. Comput. Net. 52(11), 2159–2171 (2008)
G. Ascia, V. Catania, M. Palesi, A multi-objective genetic approach to mapping problem on network-on-chip. J. Univers. Comput. Sci. 12(4), 370–394 (2006)
L. Benini, G. De Micheli, Networks on chips: a new soc paradigm. IEEE Comput. 35(1), 70–78 (2002)
L. Benini, D. Bertozzi, A. Guerri, M. Milano, Allocation, scheduling and voltage scaling on energy aware mpsocs, in CPAIOR (2006), pp. 44–58
A.E.H. Benyamina, P. Boulet, Multi-objective mapping for noc architectures. J. Digit. Inf. Manag. 5(6), 378–384 (2007)
A.E.H. Benyamina, P. Boulet, B. Beldjilali, An hybrid algorithm for mapping on noc architectures, in META’2008 (2008)
T. Bjerregaard, S. Mahadevan, Survey of research and practices of network-on-chip. ACM Comput. Surv. 38(1), 1–51 (2006)
E. Carvalho, F. Moraes, Congestion-aware task mapping in heterogeneous mpsocs, in SOC (2008), pp. 1–4
E. Carvalho, C. Marcon, N. Calazans, F. Moraes, Evaluation of static and dynamic task mapping algorithms in noc-based mpsocs, in SOC (2009), pp. 87–90
E. Carvalho, C. Marcon, N. Calazans, F. Moraes, Dynamic task mapping for mpsocs. IEEE Des. Test Comput. 27(5), 26–35 (2010)
C.-L. Chou, R. Marculescu, User-aware dynamic task allocation in networks-on-chip, in Proceedings of DATE (2008), pp. 1232–1237
C.-L. Chou, C. Mellon, R. Marculescu, Incremental run-time application mapping for homogeneous nocs with multiple voltage levels, in Proceedings of Hardware/Software Codesign and System Synthesis (2007), pp. 161–166
H.J. Escalante, M. Montes, L.E. Sucar, Particle swarm model selection. J. Mach. Learn. Res. 10, 405–440 (2009)
M.A.A. Faruque, R. Krist, J. Henkel, Adam: run-time agent-based distributed application mapping for on-chip communication, in Proceedings of DAC (2008), pp. 760–765
P. Ghosh, A. Sen, A. Hall, Energy efficient application mapping to noc processing elements operating at multiple voltage levels, in NOCS (2009), pp. 80–85
P.K.F. Hölzenspies, G.J.M. Smit, J. Kuper, Mapping streaming applications on a reconfigurable mpsoc platform at run-time, in Proceedings of SOC (2007), pp. 1–4
P.K.F. Hölzenspies, J.L. Hurink, J. Kuper, G.J.M. Smit, Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (mpsoc), in Proceedings of DATE (2008), pp. 212–217
M. Mandelli, A. Amory, L. Ost, F.G. Moraes, Multi-task dynamic mapping onto noc-based mpsocs, in SBCCI (2011)
A. Mehran, S. Saeidi, A. Khademzadeh, A. Afzali-Kusha, Spiral: a heuristic mapping algorithm for network on chip. IEICE Electron. Express 4, 478–484 (2007)
A. Mehran, A. Khademzadeh, S. Saeidi, Dsm: a heuristic dynamic spiral mapping algorithm for network on chip. IEICE Electron. Express 5(13), 464–471 (2008)
S. Saeidi, A. Khademzadeh, F. Vardi, Crinkle: a heuristic mapping algorithm for network on chip. IEICE Electron. Express 6(24), 1737–1744 (2009)
A. Schranzhofer, J.-J. Chen, L. Santinelli, L. Thiele, Dynamic and adaptive allocation of applications on mpsoc platforms, in ASP-DAC (2010), pp. 885–890
D. Shin, J. Kim, Power-aware communication optimization for networks-on-chips with voltage scalable links, in Proceedings of CODES and ISSS (2004), pp. 170–175
A.K. Singh, W. Jigang, A. Prakash, T. Srikanthan, Efficient heuristics for minimizing communication overhead in noc-based heterogeneous mpsoc platforms, in Proceedings of International Symposium on Rapid System Prototyping (2009), pp. 55–60
A.K. Singh, T. Srikanthan, A. Kumar, W. Jigang, Communication-aware heuristics for run-time task mapping on noc-based mpsoc platforms. J. Syst. Archit. 56(7), 242–255 (2010)
L.T. Smit, J.L. Hurink, G.J.M. Smit, Run-time mapping of applications to a heterogeneous soc, in Proceedings of SOC (2005)
D.-L. Truong, Shared protection for multi-domain networks. Ph.D. thesis, University of Montreal, 2007
X. Wang, M. Yang, Y. Jiang, P. Liu, Power-aware mapping for network-on-chip architectures under bandwidth and latency constraints. TACO 2010 7(1), 6 (2010)
Y. Zhang, X. (Sharon) Hu, D.Z. Chen, Task scheduling and voltage selection for energy minimization, in Proceedings of Design Automation Conference (2002), pp. 183–188
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Benyamina, A.H., Boulet, P., Benhaoua, K. (2015). Static and Dynamic Mapping Heuristics for Multiprocessor Systems-on-Chip. In: Gamatié, A. (eds) Computing in Research and Development in Africa. Springer, Cham. https://doi.org/10.1007/978-3-319-08239-4_11
Download citation
DOI: https://doi.org/10.1007/978-3-319-08239-4_11
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-08238-7
Online ISBN: 978-3-319-08239-4
eBook Packages: EngineeringEngineering (R0)