Dynamic Adaptive Neural Network Array

Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8553)


We present the design-scheme and physical implementation for a Dynamic Adaptive Neural Network Array (DANNA) based upon the work by Schuman and Birdwell [1,2] and using a programmable array of elements constructed with a Field Programmable Gate Array (FPGA). The aim of this paper is to demonstrate how a single programmable neuromorphic element can be designed to support the primary components of a dynamic and adaptive neural network, e.g. a neuron and a synapse, and be replicated across a FPGA to yield a reasonably large programmable DANNA of up to 10,000 neurons and synapses. We describe element programmability, how the dynamic components of a neuron and synapse are supported, and the structure used to support the monitoring and control interface. Finally, we present initial results from simulations of the hardware, the projected performance of the array elements and the physical implementation of a DANNA on a Xilinx FPGA.


Field Programmable Gate Array Refractory Period Firing Event Firing Condition Physical Implementation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Schuman, C.D., Birdwell, J.D.: Variable structure dynamic artificial neural networks. Biologically Inspired Cognitive Architectures 6, 126–130 (2013)CrossRefGoogle Scholar
  2. 2.
    Schuman, C.D., Birdwell, J.D.: Dynamic artificial neural networks with affective systems. PLOS One 8(11) (November 2013)Google Scholar
  3. 3.
    Hodgkin, A.L., Huxley, A.F.: Propagation of electrical signals along giant nerve fibers. Proceedings of the Royal Society of London, Series B, Biological Sciences, 177–183 (1952)Google Scholar
  4. 4.
    Rosenblatt, F.: Principles of Neurodynamics. Spartan, Washington, DC (1961)Google Scholar
  5. 5.
    Dayan, P., Abbott, I.: Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems. The MIT Press, Cambridge (2001)Google Scholar
  6. 6.
    Trappenberg, T.P.: Fundamentals of Computational Neuroscience, 2nd edn. Oxford University Press, New York (2010)zbMATHGoogle Scholar
  7. 7.
    Haykin, S.: Neural Networks: A Comprehensive Foundation. Macmillan College Publishing Company (1994)Google Scholar
  8. 8.
    Lau, C. (ed.): Neural Networks: Theoretical Foundations and Analysis. IEEE Press (1992)Google Scholar
  9. 9.
    Kandel, E., Schwartz, J., Jesell, T.: Principles of Neural Science, 4th edn. McGraw-Hill Medical (2000)Google Scholar
  10. 10.
    Perez-Uribe, A.: Artificial Neural Networks: Algorithms and Hardware Implementation. In: Bio-Inspired Computing Machines: Toward Novel Computational Architectures, pp. 289–316. PPUR Press (1998)Google Scholar
  11. 11.
    Leiner, B.J., Lorena, V.Q., Cesar, T.M., Lorenzo, M.V.: Hardware architecture for FPGA implementation of a neural network and its application in images processing. In: Proceedings of the 5th Meeting of the Electronics, Robotics and Automotive Mechanics Conference, pp. 405–410 (October 2008)Google Scholar
  12. 12.
    Saif, S., Abbas, H.M., Nassar, S.M., Wahdan, A.A.: An FPGA implementation of a neural optimization of block truncation coding for image/video compression. Microprocessors and Microsystems 31(8), 477–486 (2007)CrossRefGoogle Scholar
  13. 13.
    Stepanova, M., Lin, F.: A Hopfield Neural Classifier and its FPGA implementation for identification of symmetrically structured DNA Motifs. In: Proceedings of the International Joint Conference on Neural Networks, Orlando, FL (August 2007)Google Scholar
  14. 14.
    Moradi, S., Imam, N., Manohar, R., Indiveri, G.: A memory-efficient routing method for large-scale spiking neural networks. In: 2013 European Conference on Circuit Theory and Design (ECCTD), pp. 1–4 (September 2013)Google Scholar
  15. 15.
    Vogelstein, R., Mallik, U., Vogelstein, J., Cauwenberghs, G.: Dynamically recongifurable silicon array of spiking neurons with conductance-based synapses. IEEE Transactionas of Neural Networks 18(1), 253 (2007)CrossRefGoogle Scholar
  16. 16.
    Indiveri, B., Chicca, E., Douglas, R.: A VLSI reconfigurable network of integrate-and-fire neurons with spike-based learning synapses. In: ESAN 2004, pp. 405–410 (2004)Google Scholar
  17. 17.
    Graas, E., Brown, E., Lee, R.: An FPGA-based approach to high-speed simulation of conductance-based neuron models. NeuroInformatics 2(4), 417–435 (2004)CrossRefGoogle Scholar
  18. 18.
    Pearson, M., Gilhespy, I., Gurney, K., Melhuish, C., Mitchinson, B., Nibouche, M., Pipe, A.: A real-time, FPGA based, biologically plausible neural network processor. In: Duch, W., Kacprzyk, J., Oja, E., Zadrożny, S. (eds.) ICANN 2005. LNCS, vol. 3697, pp. 1021–1026. Springer, Heidelberg (2005)Google Scholar
  19. 19.
    Cassidy, A., Denham, S., Kanold, P., Andreou, A.: FPGA based silicon spiking neural array. In: Proceedings of the Biomedical Circuits and Systems Conference, Montreal, Que, pp. 75–78 (2007)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  1. 1.Department of Electrical Engineering and Computer ScienceUniversity of TennesseeKnoxvilleUSA

Personalised recommendations