Skip to main content
SpringerLink
Log in

Automated Design of High-Speed CT ΣΔ Modulators Employing Compensation and Correction of Non-idealities

  • Chapter
  • First Online:
High-Performance AD and DA Converters, IC Design in Scaled Technologies, and Time-Domain Signal Processing

  • 2611 Accesses

Abstract

In this contribution, we discuss our recent advances in the automated design of continuous-time sigma-delta modulators. In the state of the art, the architectural and circuit level design of these modulators, especially if high-speed, low power or high resolution is targeted, either requires broad experience in the loop filter design, or relies on mathematical transformations which does not include the influence of non-idealities nor gives control about the signal transfer function, or the design is based on a very time consuming, massive simulation approach. Our solution is based on a detailed high level modeling, which allows to include many of the common non-idealities into the architectural design. By using an exact DT simulation of the CT modulator, and by employing a GPU-based heuristic search, a quasi real-time design optimization is obtained. The adoption of this tool, which is online available via a web page, is shown for the design of a 50 MHz, 10 bit sigma-delta modulator.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. K. Francken and G. Gielen, “A high-level simulation and synthesis environment for ΣΔ modulators,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 22, no. 8, pp. 1049–1061, aug. 2003.

    Google Scholar 

  2. R. Schreier and G. Temes, Understanding Delta-Sigma Data Converters. IEEE Press, 2005.

    Google Scholar 

  3. J. Ruiz-Amaya, J. de la Rosa, F. Fernandez, F. Medeiro, R. del Rio, B. Perez-Verdu, and A. Rodriguez-Vazquez, “High-level synthesis of switched-capacitor, switched-current and continuous-time ΣΔ modulators using SIMULINK-based time-domain behavioral models,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 52, no. 9, pp. 1795–1810, sep 2005.

    Google Scholar 

  4. M. Ortmanns and F. Gefers, Continuous-Time Sigma-Delta A/D Conversion. Springer Berlin, 2006, vol. 21.

    Google Scholar 

  5. R. Schreier, “The sigma-delta toolbox.” [Online]. Available: “http://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox”

  6. A. Buhmann, M. Keller, M. Maurer, M. Ortmanns, and Y. Manoli, “DISCO - a toolbox for the discrete-time simulation of continuous-time sigma-delta modulators using MATLAB®,” in Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, aug. 2007, pp. 1082–1085.

    Google Scholar 

  7. J. L. A. de Melo, B. Nowacki, N. Paulino, and J. Goes, “Design methodology for sigma-delta modulators based on a genetic algorithm using hybrid cost functions,” in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, may 2012, pp. 301–304.

    Google Scholar 

  8. F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez, and J. Huertas, “A vertically integrated tool for automated design of ΣΔ modulators,” Solid-State Circuits, IEEE Journal of, vol. 30, no. 7, pp. 762–772, jul 1995.

    Google Scholar 

  9. M. Keller, A. Buhmann, M. Ortmanns, and Y. Manoli, “A method for the discrete-time simulation of continuous-time sigma-delta modulators,” in Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, may 2007, pp. 241–244.

    Google Scholar 

  10. J. Cherry and W. M. Snelgrove, “Excess loop delay in continuous-time delta-sigma modulators,” IEEE Trans. Circuits Syst. II, vol. 46, no. 4, pp. 376–389, April 1999.

    Google Scholar 

  11. M. Keller, A. Buhmann, J. Sauerbrey, M. Ortmanns, and Y. Manoli, “A comparative study on Excess-Loop-Delay compensation techniques for Continuous-Time Sigma–Delta modulators,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, no. 11, pp. 3480–3487, 2008.

    Google Scholar 

  12. S. Paton, A. D. Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, “A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1056–1063, 2004.

    Google Scholar 

  13. P. Crombez, G. V. der Plas, M. Steyaert, and J. Craninckx, “A Single-Bit 500 kHz-10 MHz multimode Power-Performance scalable 83-to-67 dB DR CT ΣΔ for SDR in 90 nm digital CMOS,” IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1159–1171, 2010.

    Google Scholar 

  14. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, “A 14b 20mW 640 MHz CMOS CT ΣΔ ADC with 20 MHz signal bandwidth and 12b ENOB,” in IEEE Int. Solid-State Circuits Conf. ISSCC, 2006, pp. 131–140.

    Google Scholar 

  15. M. Vadipour, C. Chen, A. Yazdi, M. Nariman, T. Li, P. Kilcoyne, and H. Darabi, “A 2.1mW/3.2mW delay-compensated GSM/WCDMA ΣΔ analog-digital converter,” in VLSI Circuits, 2008 IEEE Symposium on, jun 2008, pp. 180–181.

    Google Scholar 

  16. P. Fontaine, A. Mohieldin, and A. Bellaouar, “A low-noise low-voltage ct delta; sigma; modulator with digital compensation of excess loop delay,” in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, Feb 2005, pp. 498–613 Vol. 1.

    Google Scholar 

  17. J. Kauffman, P. Witte, J. Becker, and M. Ortmanns, “An 8.5 mW continuous-time ΣΔ modulator with 25 MHz bandwidth using digital background DAC linearization to achieve 63.5 dB SNDR and 81 dB SFDR,” Solid-State Circuits, IEEE Journal of, vol. 46, no. 12, pp. 2869–2881, dec. 2011.

    Google Scholar 

  18. J. Cherry and W. Snelgrove, “Clock jitter and quantizer metastability in continuous-time delta-sigma modulators,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 46, no. 6, pp. 661–676, jun 1999.

    Google Scholar 

  19. H. Shamsi and M. Yavari, “On the design of a less jitter sensitive ntf for nrz multi-bit continuous-time ΣΔ modulators,” in Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, May 2009, pp. 1553–1556.

    Google Scholar 

  20. P. Shettigar and S. Pavan, “A 15mW 3.6GS/s CT delta sigma ADC with 36 MHz bandwidth and 83 dB DR in 90 nm CMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, feb. 2012, pp. 156–158.

    Google Scholar 

  21. S. Pavan and P. Sankar, “Power reduction in continuous-time delta-sigma modulators using the assisted opamp technique,” IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1365–1379, 2010.

    Google Scholar 

  22. M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations, 1st ed. 1em plus 0.5em minus 0.4em Springer, Berlin, Dec. 2005.

    Google Scholar 

  23. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. 1em plus 0.5em minus 0.4em Wiley-IEEE Press, Nov. 2004.

    Google Scholar 

  24. L. Carley, “A noise-shaping coder topology for 15 + bit converters,” Solid-State Circuits, IEEE Journal of, vol. 24, no. 2, pp. 267–273, 1989.

    Google Scholar 

  25. S. Yan and E. Sanchez-Sinencio, “A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75–86, 2004.

    Google Scholar 

  26. X. Wang, U. Moon, M. Liu, and G. Temes, “Digital correlation technique for the estimation and correction of DAC errors in multibit mash ΣΔ ADCs,” in IEEE Int. Symp. on Circuits Syst., vol. 4, 2002.

    Google Scholar 

  27. P. Witte and M. Ortmanns, “Background DAC error estimation using a pseudo random noise based correlation technique for Sigma-Delta Analog-to-Digital converters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1500–1512, 2010.

    Google Scholar 

  28. P. Witte, J. Kauffman, J. Becker, Y. Manoli, and M. Ortmanns, “A 72 dB-DR ΔΣ CT modulator using digitally estimated auxiliary DAC linearization achieving 88fJ/conv in a 25 MHz BW,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, feb. 2012, pp. 154–156.

    Google Scholar 

  29. T. Brückner, C. Zorn, J. Anders, J. Becker, W. Mathis, and M. Ortmanns, “A GPU-accelerated web-based synthesis tool for CT sigma-delta modulators,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. PP, no. 99, pp. 1–13, 2014.

    Google Scholar 

  30. S. Pavan, “Efficient simulation of weak nonlinearities in continuous-time oversampling converters,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 57, no. 8, pp. 1925–1934, Aug 2010.

    Google Scholar 

  31. J. Kauffman, C. Chu, J. Becker, and M. Ortmanns, “A 67 dB DR 50 MHz BW CT Delta Sigma Modulator Achieving 207 fJ/conv,” in Solid State Circuits Conference (A-SSCC), 2013 IEEE Asian, 2013, p. 401–404.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Microelectronics, University of Ulm, Albert-Einstein-Allee 43, 89081, Ulm, Germany

    Timon Brückner & Maurits Ortmanns

Authors
  1. Timon Brückner
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Maurits Ortmanns
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Maurits Ortmanns .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands

    Pieter Harpe

  2. Department of Physics, University of Milan-Bicocca, Milan, Italy

    Andrea Baschirotto

  3. Delft University of Technology, Delft, The Netherlands

    Kofi A. A. Makinwa

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Brückner, T., Ortmanns, M. (2015). Automated Design of High-Speed CT ΣΔ Modulators Employing Compensation and Correction of Non-idealities. In: Harpe, P., Baschirotto, A., Makinwa, K. (eds) High-Performance AD and DA Converters, IC Design in Scaled Technologies, and Time-Domain Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-07938-7_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-07938-7_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-07937-0

  • Online ISBN: 978-3-319-07938-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation