Advertisement

Architecting Fabricated Implant in Interconnect for Multi-core Processor

  • Ram Prasad Mohanty
  • Ashok Kumar Turuk
  • Bibhudatta Sahoo
Conference paper
Part of the Smart Innovation, Systems and Technologies book series (SIST, volume 28)

Abstract

In this paper, we analyze the effect of interconnect on multi-core processors and have proposed a novel highly scalable on-chip interconnection mechanism for multi-core processors. As the number of cores increases, traditional on-chip interconnect like bus and crossbar proves to be low in efficiency as well as suffer from poor scalability. In order to get rid of the scalability and efficiency issues in these traditional interconnects, ring based design has been proposed. But with the steady growth in number of cores have rendered the ring interconnect too infeasible. Thus, novel interconnect designs are proposed for the future multi-core processors for enhancement in the scalability. In this paper, we analyze and compare the interconnect of two existing multi-core processors named Multi-core Processor with Internal Network(MPIN) and Mult-core processor with Ring Network(MPRN). We have also proposed a highly scalable and efficient interconnect named as fabricated Implant in Interconnect for multi-core processors. The placement of cores and cache in a network is proved to be highly crucial for system performance. The benchmark results are presented by using a full system simulator. Results show that, by using the proposed on-chip interconnect, compared with the MPIN and MPRN, the execution time are significantly reduced for three applications.

Keywords

Multi-core Processor Performance analysis Interconnect Cache Dependency 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Xu, T.C., Liljeberg, P., Tenhunen, H.: Explorations of optimal core and cache placements for chip multiprocessor. In: NORCHIP, pp. 1–6. IEEE (2011)Google Scholar
  2. 2.
    Buckler, M., Burleson, W., Sadowski, G.: Low-power networks-on-chip: Progress and remaining challenges. In: IEEE International Symposium on Low Power Electronics and Design, pp. 132–134 (2013)Google Scholar
  3. 3.
    Huang, T., Zhu, Y., Qiu, M., Yin, X., Wang, X.: Extending Amdahl’s law and Gustafson’s law by evaluating interconnections on multi-core processors. The Journal of Supercomputing, 1–15 (2013)Google Scholar
  4. 4.
    Pham, D., Asano, S., Bolliger, M., Day, M., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y.: The design and implementation of a first-generation CELL processor. In: 2005 IEEE International Solid-State Circuits Conference, pp. 184–592 (2005)Google Scholar
  5. 5.
    Brey, B.B.: The Intel Microprocessors. Prentice Hall Press (2008)Google Scholar
  6. 6.
    Geer, D.: Chip makers turn to multicore processors. Computer 38(5), 11–13 (2005)CrossRefGoogle Scholar
  7. 7.
    Kumar, R., Tullsen, D., Ranganathan, P., Jouppi, N., Farkas, K.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. ACM SIGARCH Computer Architecture News 32 (2004)Google Scholar
  8. 8.
    Bui, J., Xu, C., Gurumurthi, S.: Understanding Performance Issues on both Single Core and Multi-core Architecture. Technical report, University of Virginia, Department of Computer Science, Charlottesville (2007)Google Scholar
  9. 9.
    Ubal, R., Sahuquillo, J., Petit, S., López, P., Chen, Z., Kaeli, D.: The Multi2Sim Simulation FrameworkGoogle Scholar
  10. 10.
    Ubal, R., Jang, B., Mistry, P., Schaa, D., Kaeli, D.: Multi2Sim: a simulation framework for CPU-GPU computing. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, pp. 335–344 (2012)Google Scholar
  11. 11.
    Hwang, K.: Advanced computer architecture. Tata McGraw-Hill Education (2003)Google Scholar
  12. 12.
    Dally, W.J., Towles, B.P.: Principles and practices of interconnection networks. Elsevier (2004)Google Scholar
  13. 13.
    Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Computer Architecture News 23, 24–36 (1995)CrossRefGoogle Scholar
  14. 14.
    Akhter, S., Roberts, S.: Multi-core programming, vol. 33. Intel Press (2006)Google Scholar
  15. 15.
    Bienia, C., Kumar, S., Li, K.: PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In: IEEE International Symposium on Workload Characterization, pp. 47–56 (2008)Google Scholar
  16. 16.
    Ubal, R., Sahuquillo, J., Petit, S., López, P.: Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithread Processors. In: IEEE 19th International Symposium on Computer Architecture and High Performance Computing, pp. 62–68 (2007)Google Scholar
  17. 17.
    Mohanty, R.P., Turuk, A.K., Sahoo, B.: Performance evaluation of multi-core processors with varied interconnect networks. In: 2nd International Conference on Advanced Computing, Networking and Security, pp. 7–11 (2013)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Ram Prasad Mohanty
    • 1
  • Ashok Kumar Turuk
    • 1
  • Bibhudatta Sahoo
    • 1
  1. 1.Department of Computer Science and EngineeringNational Institute of TechnologyRourkelaIndia

Personalised recommendations