Conclusion and Future Work

Part of the Embedded Systems book series (EMSY)


In this chapter, we summarize our contributions to the post-silicon SOC debug domain in Sect. 10.1. We furthermore discuss directions for future work in Sect. 10.2.


  1. 1.
    K. Basu, P. Mishra, and P. Patra. Efficient combination of trace and scan signals for post silicon validation and debug. In Proc. IEEE International Test Conference, 2011.Google Scholar
  2. 2.
    Marc Boule and Zeljko Zilic. Generating Hardware Assertion Checkers For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Springer-Verlag, 2008.Google Scholar
  3. 3.
    Flavio M De Paula, Alan J Hu, and Amir Nahir. nutab-backspace: rewriting to normalize non-determinism in post-silicon debug traces. In Computer Aided Verification, pages 513–531. Springer-Verlag, 2012.Google Scholar
  4. 4.
    R. Milner. Communication and concurrency. Prentice-Hall, 1989.Google Scholar
  5. 5.
    Yu-Shen Yang, Andreas Veneris, and Nicola Nicolici. Automating data analysis and acquisition setup in a silicon debug environment. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(6):1118–1131, 2012.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  1. 1.NXP SemiconductorsEindhovenThe Netherlands
  2. 2.Faculty of Electrical EngineeringEindhoven University of TechnologyEindhovenThe Netherlands

Personalised recommendations