Advertisement

A Unified Framework for Over-Clocking Linear Projections on FPGAs under PVT Variation

  • Rui Policarpo Duarte
  • Christos-Savvas Bouganis
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8405)

Abstract

Linear Projection is a widely used algorithm often implemented with high throughput requisites. This work presents a novel methodology to optimise Linear Projection designs that outperform typical design methodologies through a prior characterisation of the arithmetic units in the data path of the circuit under various operating conditions. Limited by the ever increasing process variation, the delay models available in synthesis tools are no longer suitable for performance optimisation of designs, as they are generic and only take into account the worst case variation for a given fabrication process. Hence, they heavily penalise the optimisation strategy of a design by leaving a gap in performance. This work presents a novel unified optimisation framework which contemplates a prior characterisation of the embedded multipliers on the target device under PVT variation. The proposed framework creates designs that achieve high throughput while producing less errors than typical methodologies. The results of a case study reveal that the proposed methodology outperforms the typical implementation in 3 real-life design strategies: high performance, low power and temperature variation. The proposed methodology produced Linear Projection designs that were able to perform up to 18 dB better than the reference methodology.

Keywords

FPGA embedded multiplier over-clocking PVT optimisation Linear Projection 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Aim & Thurlby Thandar Instruments. The new pl-p series - advanced bus programmable DC power supplies, http://www.tti-test.com/products-tti/pdf-brochure/psu-npl-series-8p.pdf
  2. 2.
  3. 3.
    Bouganis, C.-S., Pournara, I., Cheung, P.: Exploration of heterogeneous FPGAs for mapping linear projection designs. IEEE Trans. VLSI Syst. 18(3), 436–449 (2010)CrossRefGoogle Scholar
  4. 4.
    Bouganis, C.S., Pournara, I., Cheung, P.Y.K.: Efficient mapping of dimensionality reduction designs onto heterogeneous FPGAs. In: Proc. 15th Annual IEEE Symp. Field-Programmable Custom Computing Machines FCCM 2007, pp. 141–150 (2007)Google Scholar
  5. 5.
    Chu, J.-U., Moon, I., Seong Mun, M.: A real-time EMG pattern recognition system based on linear-nonlinear feature projection for a multifunction myoelectric hand. IEEE Transactions on Biomedical Engineering 53(11), 2232–2239 (2006)CrossRefGoogle Scholar
  6. 6.
    Das, S., Tokunaga, C., Pant, S., Ma, W.-H., Kalaiselvan, S., Lai, K., Bull, D.M., Blaauw, D.T.: RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circuits 44(1), 32–48 (2009)CrossRefGoogle Scholar
  7. 7.
    Duarte, R.P., Bouganis, C.-S.: High-level linear projection circuit design optimization framework for FPGAs under over-clocking. In: FPL, pp. 723–726 (2012)Google Scholar
  8. 8.
    Geman, S., Geman, D.: Stochastic relaxation, Gibbs distributions, and the Bayesian restoration of images. IEEE Transactions on Pattern Analysis and Machine Intelligence 6(6), 721–741 (1984)CrossRefzbMATHGoogle Scholar
  9. 9.
    Lascar Electronics. El-usb-tc k, j, and t-type thermocouple temperature usb data logger, http://www.lascarelectronics.com/temperaturedatalogger.php?datalogger=364.
  10. 10.
    Sedcole, P., Cheung, P.Y.K.: Parametric yield modeling and simulations of fpga circuits considering within-die delay variations. ACM Trans. Reconfigurable Technol. Syst. 1(2), 10:1–10:28 (2008)Google Scholar
  11. 11.
    Terasic Technologies. Terasic DE0 board user manual v. 1.3 (2009)Google Scholar
  12. 12.
    Wong, J.S.J., Sedcole, P., Cheung, P.Y.K.: A transition probability based delay measurement method for arbitrary circuits on FPGAs. In: Proc. Int. Conf. ICECE Technology FPT 2008, pp. 105–112 (2008)Google Scholar
  13. 13.
    Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: Razor: A low-power pipeline based on circuit-level timing speculation (2003)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Rui Policarpo Duarte
    • 1
  • Christos-Savvas Bouganis
    • 1
  1. 1.Imperial College LondonUnited Kingdom

Personalised recommendations