Instruction Extension and Generation for Adaptive Processors
Adaptive reconfigurable instruction-set processors (RISP) is an emerging research field for state-of-the-art VLIW processors. However, it still poses significant challenges to generate and map the original codes to the custom instructions. In this paper we propose an architecture framework to extend new instructions for adaptive RISP. The selected hotspot is considered as a custom instruction and implemented in reconfigurable hardware units. An instruction generator is used to provide a mapping mechanism from hot blocks to hardware implementations, using data flow analysis, instruction clustering, subgraph enumerating and subgraph merging techniques. To demonstrate the effectiveness and performance of the framework and to verify the correctness of the mapping mechanism, a prototype instruction generator has been implemented.
KeywordsInstructions Extension Adaptive Multicore Processors
Unable to display preview. Download preview PDF.
- 2.Wang, C., Zhang, H., Zhou, X., Ji, J., Wang, A.: Tool Chain Support with Dynamic Profiling for RISP. In: 9th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA 2011), Busan, Korea, May 26-28, pp. 155–160 (2011)Google Scholar
- 3.Wang, C., Li, X., Zhang, J., Zhou, X., Wang, A.: A Star Network Approach in Heterogeneous Multi Processors System on Chip. The Journal of Supercomputing 62(3), 1404–1424Google Scholar
- 4.Wang, C., Li, X., Zhang, J., Zhou, X., Nie, X.: MP-Tomasulo, A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs. ACM Transactions on Architecture and Code Optimization (TACO) 10(2), 9Google Scholar
- 5.Wang, C., Chen, P., Li, X., Feng, X., Zhou, X.: FPM, A Flexible Programming Model for MPSoCs. In: 19th Reconfigurable Architecture Workshop (RAW 2012), pp. 477–484 (2012)Google Scholar