FPGA Design of Delay-Based Digital Effects for Electric Guitar

  • Pablo Calleja
  • Gabriel Caffarena
  • Ana Iriarte
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8405)


In this paper we address the hardware design of delay-based audio effects. The paper focuses on the fixed-point hardware implementation of the effects delay, flanger and chorus. This work aims at providing a proof-of-concept for the application of reconfigurable devices in real-time audio processing. The results yield that FPGA devices enable for the simultaneous application of a high number of digital effects using a high sampling rate and providing a very low latency.


Audio Delay DSP Fixed-Point 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Byun, K., Kwon, Y.S., Park, S., Eum, N.W.: Digital audio effect system-on-a-chip based on embedded dsp core. ETRI Journal 31(6), 732–740 (2009)CrossRefGoogle Scholar
  2. 2.
    Pfaff, M., Malzner, D., Seifert, J., Traxler, J., Weber, H., Wiendl, G.: Implementing digital audio effects using a hardware/software co-design approach. In: 10th International Conference on Digital Audio Effects, pp. 125–132 (2007)Google Scholar
  3. 3.
    Pirkle, W.: Designing Audio Effect Plug-Ins in C++, 1st edn. Taylor and Francis (2013)Google Scholar
  4. 4.
    Constantinides, G., Cheung, P., Luk, W.: Optimal Datapath Allocation for Multiple-Wordlength Systems. IEE Electronics Letters 36(17), 1508–1509 (2000)CrossRefGoogle Scholar
  5. 5.
    Caffarena, G., Carreras, C., López, J., Fernández, A.: SQNR Estimation of Fixed-Point DSP Algorithms. Int. J. on Advances in Signal Processing 2010, 1–11 (2010)Google Scholar
  6. 6.
    Oppenheim, A.V., Schafer, R.W.: Discrete-Time Signal Processing. Prentice-Hall, Englewood Cliffs (1987)Google Scholar
  7. 7.
    Tee, C., Cheung, P., Constantinides, G.: Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation. In: Field Programmable Logic and Applications, pp. 200–208 (2004)Google Scholar
  8. 8.
    Hormigo, J., Caffarena, G., Oliver, J.P., Boemo, E.: Self-reconfigurable constant multiplier for fpga. ACM Trans. Reconfigurable Technol. Syst. 6(3), 14:1–14:17 (2013)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Pablo Calleja
    • 1
  • Gabriel Caffarena
    • 1
  • Ana Iriarte
    • 1
  1. 1.University CEU-San PabloMadridSpain

Personalised recommendations