Skip to main content

CORDIC Algorithm for FPGA Implementation

  • Conference paper
  • 1206 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 293))

Abstract

For traditional hyperbolic and trigonometric functions calculation algorithms, multiplier and a lookup table are needed to achieve calculation of multiple transcendental functions, which will lead to hardware circuit complexity and lower operation speed. Aim at overcoming the disadvantages of traditional algorithm, a CORDIC algorithm is proposed and implemented by FPGA program. Two types of realization circuits for CORDIC algorithm are implemented into the FPGA and their performances are compared. One is the flatten pipeline and the other is the folded one, while the first performs higher throughput and the last saves more chip area.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Hu, Y. H. (2002). CORDIC-based VLSI architecture for digital signal processing. IEEE Signal Processing Magazine, 7, 17–35.

    Google Scholar 

  2. Yan, L. (2002). CORDIC algorithm application in the DSP algorithm hardware implement. Modern Electronic Technology, 6, 85–89.

    Google Scholar 

  3. Volder, J. E. (1959). The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers, EC-8, 330–334.

    Article  Google Scholar 

  4. Chakraborty, M. (2011) Multiplier less realization of adaptive filters—A CORDIC based approach. Summer short course, CCM, NKFUST, Jul 2011.

    Google Scholar 

  5. Hu, Y. H. (1992). CORDIC-based VLSI architectures for digital signal processing. IEEE Signal Processing Magazine, 9(3), 16–35.

    Article  Google Scholar 

  6. Meher, P. K., Valls, J., Juang, T., Sridharan, K., & Maharatna, K. (2009). 50 years of CORDIC: Algorithms, architectures, and applications. IEEE Transactions on Circuits and Systems I, 56(9), 1893–1906.

    Article  MathSciNet  Google Scholar 

  7. Andraka, R. (1998) A survey of CORDIC algorithms for FPGA based computers. In Proceedings of the 6th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’98) (pp. 191–200), Feb 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sun-Ting Lin .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Lin, ST., Wang, TH., Lin, SS., Li, YB. (2014). CORDIC Algorithm for FPGA Implementation. In: Juang, J., Chen, CY., Yang, CF. (eds) Proceedings of the 2nd International Conference on Intelligent Technologies and Engineering Systems (ICITES2013). Lecture Notes in Electrical Engineering, vol 293. Springer, Cham. https://doi.org/10.1007/978-3-319-04573-3_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-04573-3_8

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-04572-6

  • Online ISBN: 978-3-319-04573-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics