A Novel Design of Low-Power Double Edge-Triggered Flip-Flop

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 293)

Abstract

Flip-flops are known and widely used in VLSI integrated circuit (IC) design. The main advantage of using double edge-triggered flip-flop (DETFF) is that it allows one to maintain a constant throughput while operating at only half the clock frequency. As the increasing usages for flip-flops, the desire to reduce power consumption has led to increased demand for low power consumption flip-flops. This paper compares four previously published DETFFs together with our design for their power consumption. Several HSPICE simulations with different input sequences show that the proposed DETFF reduces power consumption up to 79.5 %, as compared to the existing DETFFs.

Keywords

Double edge-triggered flip-flop (DETFF) Power consumption Power-delay product (PDP) Single edge-triggered flip-flop (SETFF) 

Notes

Acknowledgments

The authors deeply acknowledge final support in part from National Science Council, Taiwan, ROC, under contract NSC 102-2622-E-164-002-CC3.

References

  1. 1.
    Weste, N. H. E., & Harris, D. F. (2005). CMOS VLSI design: A circuits and systems perspective (3rd ed.). New York: Pearson/Addison-Wesley.Google Scholar
  2. 2.
    Yeo, K. S., Rofail, S. S., & Goh, W. L. (2002). CMOS/BiCMOS ULSI: Low voltage, low power. New York: Prentice Hall PTR.Google Scholar
  3. 3.
    Chung, W., Lo, T., & Sachdev, M. (2002). A comparative analysis of low-power low-voltage double-edge-triggered flip-flops. IEEE Transactions on VLSI Systems, 10(6), 913–918.CrossRefGoogle Scholar
  4. 4.
    Unger, S. H. (1981) Double edge-triggered flip-flops. IEEE Transactions on Computers, C-30(6), 447–451.Google Scholar
  5. 5.
    Afghahi, M., & Yuan, J. (1991). Double edge-triggered d-flip-flops for high-speed CMOS circuits. IEEE Journal of Solid-State Circuits, 26(8), 1168–1170.CrossRefGoogle Scholar
  6. 6.
    Lu, S. L., & Ercegovac, M. (1990). A novel CMOS implementation of double-edge-triggered flip-flops. IEEE Journal of Solid-State Circuits, 25, 1008–1010.CrossRefGoogle Scholar
  7. 7.
    Gago, A., Escano, R., & Hidalgo, J. A. (1993). Reduced implementation of D-type DET flip-flops. IEEE Journal of Solid-State Circuits, 28, 400–442.CrossRefGoogle Scholar
  8. 8.
    Blair, G. M. (1997). Low-power double-edge triggered flip-flop. Electronics Letters, 33(10), 845–847.CrossRefGoogle Scholar
  9. 9.
    Hossain, R., Wronski, L. D., & Albicki, A. (1994). Low power design using double edge triggered flip-flops. IEEE Transactions on VLSI Systems, 25, 261–265.CrossRefGoogle Scholar
  10. 10.
    Kuo, S. Y., Chiueh, T. D., & Chen, K. H. (1998). Double edge triggered flip-flop, U. S. patent, 5,751,174.Google Scholar
  11. 11.
    Pedram, M., Wu, Q., & Wu, X. (1998). A new design of double edge triggered flip-flops, in Proceedings of Asian and South Pacific Design Automation Conference (ASP-DAC’98) (pp. 417–421).Google Scholar
  12. 12.
    Stojanovic, V., & Oklobdzija, V. G. (1999). Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE Journal of Solid-State Circuits, 34, 536–548.CrossRefGoogle Scholar
  13. 13.
    Chandrakasan, A. P., & Brodersen, R. W. (1995). Low power digital CMOS design. Massachusetts: Kluwer Academic Publishers.CrossRefGoogle Scholar
  14. 14.
    Sanchez-Sinencio, E., & Andreou, A. G. (1999). Low-voltage/low-power integrated circuits and systems: Low-voltage mixed-signal circuits. New York: IEEE Press.Google Scholar
  15. 15.
    Rabaey, J. M., & Pedram, M. (2000). Low power design methodologies. Massachusetts: Kluwer Academic Publishers.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  1. 1.Department of Electronic EngineeringHsiuping University of Science and TechnologyTaichungTaiwan, Republic of China
  2. 2.Department of Electrical EngineeringNational Chung Hsing UniversityTaichungTaiwan, Republic of China

Personalised recommendations